PIC12F629 Introduction

Ing. Zbyněk Bureš, Ph.D. zbynek.bures@unob.cz

RNDr. Vojtěch Krmíček vojtec@ics.muni.cz

High Performance RISC CPU:

- Only 35 instructions to learn
- All single cycle instructions except branches

Operating speed:

- DC 20 MHz oscillator/clock input
- DC 200 ns instruction cycle

Interrupt capability

8-level deep hardware stack

Direct, Indirect, and Relative Addressing modes

Special Microcontroller Features:

- Internal and external oscillator options
- Precision Internal 4 MHz oscillator factory calibrated to ±1%
- External Oscillator support for crystals and resonators
- Power saving SLEEP mode
- 5µs wake-up from SLEEP, 3.0V, typical
- Wide operating voltage range 2.0V to 5.5V

Low Power Features:

- Standby Current:
- 1nA @ 2.0V, typical

Operating Current:

- -8.5µA @ 32 kHz, 2.0V, typical
- 100µA @ 1 MHz, 2.0V, typical

Watchdog Timer Current

-300 nA @ 2.0V, typical

Timer1 oscillator current:

21.2.2011 4μA @ 32 kHz, 2.0V typical

Peripheral Features:

- 6 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
- One analog comparator
- Programmable on-chip comparator voltage reference (CVREF) module
- Programmable input multiplexing from device inputs
- Comparator output is externally accessible

Peripheral Features:


- Analog-to-Digital Converter module (PIC12F675):
- 10-bit resolution
- Programmable 4-channel input
- Voltage reference input

Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit
 - programmable prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected
- In-Circuit Serial ProgrammingTM (ICSPTM) via two pins


Package

Davisa	Basilaa	Program Memory	Data Memory		· I/O	10-bit A/D (ch)	Comparators	Timers
Device	FLASH (words)	SRAM (bytes)	EEPROM (bytes)	8/16-bit				
PIC12F62	9	1024	64	128	6	_	1	1/1
PIC12F67	5	1024	64	128	6	4	1	1/1




8

Block diagram



Memory Map & Stack



Registers

,	File Address	А	File ddress
Indirect addr. (1)	00h	Indirect addr. (1)	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
GPIO	05h	TRISIO	85h
	06h		86h
	07h		87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh		8Fh
T1CON	10h	OSCCAL	90h

	15h	WPU	95h
	16h	IOC	96h
	17h		97h
	18h		98h
CMCON	19h	VRCON	99h
	1Ah	EEDATA	9Ah
	1Bh	EEADR	9Bh
	1Ch	EECON1	9Ch
	1Dh	EECON2 ⁽¹⁾	9Dh
ADRESH(2)	1Eh	ADRESL ⁽²⁾	9Eh
ADCON0 ⁽²⁾	1Fh	ANSEL ⁽²⁾	9Fh
	20h		A0h
General Purpose Registers 64 Bytes		accesses 20h-5Fh	
	5Fh 60h		DFh E0h
Bank 0	7Fh	Bank 1	FFh

Status

STATUS — STATUS REGISTER (ADDRESS: 03h OR 83h)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7			•		•		bit 0

bit 7	IRP: This bit is reserved and should be maintained as '0'	
bit 6	RP1: This bit is reserved and should be maintained as '0'	
bit 5	RP0: Register Bank Select bit (used for direct addressing) 0 = Bank 0 (00h - 7Fh) 1 = Bank 1 (80h - FFh)	
bit 4	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred	
bit 3	PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction	
bit 2	 Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 	
bit 1	DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) For borrow, the polarity is reversed. 1 = A carry-out from the 4th low order bit of the result occurred.	
bit 0	0 = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred	
	PB1/1 Spling 2011	

Instruction set

Field	Description	
f	Register file address (0x00 to 0x7F)	
W	Working register (accumulator)	
b	Bit address within an 8-bit file register	
k	Literal field, constant data or label	
х	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.	
đ	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.	
PC	Program Counter	
TO	Time-out bit	
PD	Power-down bit	

Byte-oriented file	register	operat	ions	
13	8 7	6		0
OPCODE	d		f (FILE #)	
d = 0 for dest d = 1 for dest f = 7-bit file re	ination f			
Bit-oriented file re	•			_
13	10 9	7 6		0
OPCODE	b (B	IT #)	f (FILE #)	
Literal and contro	ol operati	ons		
13	8	7		0
OPCODE			k (literal)	
k = 8-bit imm	ediate va	lue		
CALL and GOTO ins	structions	only		
13 11	10			0
OPCODE		k (lit	eral)	
k = 11-bit imn	nediate va	alue		-