

# PIC12Fxxx Instruction Set

Ing. Zbyněk Bureš, Ph.D.

[zbynek.bures@unob.cz](mailto:zbynek.bures@unob.cz)


RNDr. Vojtěch Krmíček

[vojtec@ics.muni.cz](mailto:vojtec@ics.muni.cz)

# Instruction set


Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

## Byte-oriented file register operations



d = 0 for destination W  
d = 1 for destination f  
f = 7-bit file register address


## Bit-oriented file register operations



b = 3-bit bit address  
f = 7-bit file register address


## Literal and control operations

### General



k = 8-bit immediate value

### CALL and GOTO instructions only



k = 11-bit immediate value

# Byte operations

Mnemonic, Operands	Description	Cycles	14-Bit Opcode				Status Affected	Notes	
			MSb			LSb			
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECf	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

# Bit operations

## BIT-ORIENTED FILE REGISTER OPERATIONS

BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3

# Literal and control operations

LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	$\overline{TO}, \overline{PD}$	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	$\overline{TO}, \overline{PD}$	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

# Data moving operations

<b>MOVLW</b>	<b>Move Literal to W</b>
Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

<b>MOVWF</b>	<b>Move W to f</b>
Syntax:	[ <i>label</i> ] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

<b>MOVF</b>	<b>Move f</b>
Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (\text{destination})$
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register, since status flag Z is affected.

# Data moving operations (cont.)

CLRF	Clear f
Syntax:	[ <i>label</i> ] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	00h $\rightarrow$ (f) 1 $\rightarrow$ Z
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W
Syntax:	[ <i>label</i> ] CLRW
Operands:	None
Operation:	00h $\rightarrow$ (W) 1 $\rightarrow$ Z
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

# Arithmetic operations

## **ADDLW**      **Add Literal and W**

---

Syntax:            `[label] ADDLW k`  
Operands:         $0 \leq k \leq 255$   
Operation:         $(W) + k \rightarrow (W)$   
Status Affected: C, DC, Z  
Description:      The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

## **ADDWF**      **Add W and f**

---

Syntax:            `[label] ADDWF f,d`  
Operands:         $0 \leq f \leq 127$   
                      $d \in [0,1]$   
Operation:         $(W) + (f) \rightarrow (\text{destination})$   
Status Affected: C, DC, Z  
Description:      Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

## **SUBLW**      **Subtract W from Literal**

---

Syntax:            `[label] SUBLW k`  
Operands:         $0 \leq k \leq 255$   
Operation:         $k - (W) \rightarrow (W)$   
Status Affected: C, DC, Z  
Description:      The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

## **SUBWF**      **Subtract W from f**

---

Syntax:            `[label] SUBWF f,d`  
Operands:         $0 \leq f \leq 127$   
                      $d \in [0,1]$   
Operation:         $(f) - (W) \rightarrow (\text{destination})$   
Status Affected: C, DC, Z  
Description:      Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.



# Arithmetic operations (cont.)

## DECF

### Decrement f

---

Syntax: `[label] DECF f,d`

Operands:  $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation:  $(f) - 1 \rightarrow (\text{destination})$

Status Affected: Z

Description: Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

## INCF

### Increment f

---

Syntax: `[label] INCF f,d`

Operands:  $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation:  $(f) + 1 \rightarrow (\text{destination})$

Status Affected: Z

Description: The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

# Logic operations

<b>ANDLW</b>	<b>AND Literal with W</b>
Syntax:	<code>[label] ANDLW k</code>
Operands:	$0 \leq k \leq 255$
Operation:	$(W) .AND. (k) \rightarrow (W)$
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

<b>ANDWF</b>	<b>AND W with f</b>
Syntax:	<code>[label] ANDWF f,d</code>
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$
Operation:	$(W) .AND. (f) \rightarrow (\text{destination})$
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

<b>IORLW</b>	<b>Inclusive OR Literal with W</b>
Syntax:	<code>[label] IORLW k</code>
Operands:	$0 \leq k \leq 255$
Operation:	$(W) .OR. k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

<b>IORWF</b>	<b>Inclusive OR W with f</b>
Syntax:	<code>[label] IORWF f,d</code>
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$
Operation:	$(W) .OR. (f) \rightarrow (\text{destination})$
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

# Logic operations (cont.)

## **XORLW** Exclusive OR Literal with W

**Syntax:** `[label] XORLW k`

**Operands:**  $0 \leq k \leq 255$

**Operation:** (W) .XOR.  $k \rightarrow$  (W)

**Status Affected:** Z

**Description:** The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

## **XORWF** Exclusive OR W with f

**Syntax:** `[label] XORWF f,d`

**Operands:**  $0 \leq f \leq 127$   
 $d \in [0,1]$

**Operation:** (W) .XOR. (f)  $\rightarrow$  (destination)

**Status Affected:** Z

**Description:** Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

## **COMF** Complement f

**Syntax:** `[label] COMF f,d`

**Operands:**  $0 \leq f \leq 127$   
 $d \in [0,1]$

**Operation:**  $(\bar{f}) \rightarrow$  (destination)

**Status Affected:** Z

**Description:** The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

# Rotation operations

## RLF Rotate Left f through Carry


Syntax: `[label] RLF f,d`

Operands:  $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.



## RRF Rotate Right f through Carry


Syntax: `[label] RRF f,d`

Operands:  $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.



# Conditional jumps

## **BTFSS**      **Bit Test f, Skip if Set**

**Syntax:**      `[label] BTFSS f,b`

**Operands:**       $0 \leq f \leq 127$   
                     $0 \leq b < 7$

**Operation:**      skip if  $(f < b) = 1$

**Status Affected:**      None

**Description:**      If bit 'b' in register 'f' is '0', the next instruction is executed.  
                            If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.

## **BTFSC**      **Bit Test, Skip if Clear**

**Syntax:**      `[label] BTFSC f,b`

**Operands:**       $0 \leq f \leq 127$   
                     $0 \leq b \leq 7$

**Operation:**      skip if  $(f < b) = 0$

**Status Affected:**      None

**Description:**      If bit 'b' in register 'f' is '1', the next instruction is executed.  
                            If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

## **INCFSZ**      **Increment f, Skip if 0**

**Syntax:**      `[label] INCFSZ f,d`

**Operands:**       $0 \leq f \leq 127$   
                     $d \in [0,1]$

**Operation:**       $(f) + 1 \rightarrow (\text{destination})$ ,  
                            skip if result = 0

**Status Affected:**      None

**Description:**      The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.  
                            If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction.

## **DECFSZ**      **Decrement f, Skip if 0**

**Syntax:**      `[label] DECFSZ f,d`

**Operands:**       $0 \leq f \leq 127$   
                     $d \in [0,1]$

**Operation:**       $(f) - 1 \rightarrow (\text{destination})$ ;  
                            skip if result = 0

**Status Affected:**      None

**Description:**      The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.  
                            If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction.

# Unconditional jumps

<b>GOTO</b>	<b>Unconditional Branch</b>
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC\langle 10:0 \rangle$ $PCLATH\langle 4:3 \rangle \rightarrow PC\langle 12:11 \rangle$
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits $\langle 10:0 \rangle$ . The upper bits of PC are loaded from PCLATH $\langle 4:3 \rangle$ . GOTO is a two-cycle instruction.

<b>CALL</b>	<b>Call Subroutine</b>
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$(PC)+1 \rightarrow TOS$ , $k \rightarrow PC\langle 10:0 \rangle$ , $(PCLATH\langle 4:3 \rangle) \rightarrow PC\langle 12:11 \rangle$
Status Affected:	None
Description:	Call Subroutine. First, return address $(PC+1)$ is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits $\langle 10:0 \rangle$ . The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

# Returns

<b>RETURN</b>	<b>Return from Subroutine</b>
Syntax:	[ <i>label</i> ] RETURN
Operands:	None
Operation:	TOS → PC
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

<b>RETLW</b>	<b>Return with Literal in W</b>
Syntax:	[ <i>label</i> ] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	k → (W); TOS → PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

<b>RETFIE</b>	<b>Return from Interrupt</b>
Syntax:	[ <i>label</i> ] RETFIE
Operands:	None
Operation:	TOS → PC, 1 → GIE
Status Affected:	None

# Other instructions

## **NOP**                      **No Operation**

---

Syntax:                    [ *label* ] NOP  
Operands:                None  
Operation:                No operation  
Status Affected:        None  
Description:              No operation.

## **CLRWDT**                **Clear Watchdog Timer**

---

Syntax:                    [ *label* ] CLRWDT  
Operands:                None  
Operation:                00h → WDT  
                              0 → WDT prescaler,  
                              1 →  $\overline{TO}$   
                              1 →  $\overline{PD}$   
Status Affected:         $\overline{TO}$ ,  $\overline{PD}$   
Description:              CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits  $\overline{TO}$  and  $\overline{PD}$  are set.

## **SLEEP**

---

Syntax:                    [ *label* ] SLEEP  
Operands:                None  
Operation:                00h → WDT,  
                              0 → WDT prescaler,  
                              1 →  $\overline{TO}$ ,  
                              0 →  $\overline{PD}$   
Status Affected:         $\overline{TO}$ ,  $\overline{PD}$   
Description:              The power-down STATUS bit,  $\overline{PD}$  is cleared. Time-out STATUS bit,  $\overline{TO}$  is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.