

Comparator

PIC 12F675

Comparator

- ▶ The PIC12F629/675 devices have one analog comparator
- ▶ Compare two analog values
- ▶ On GP0 and GP1 are inputs to the comparator
- ▶ GP2 can be the comparator output
- ▶ Generates interrupt (CMIF)

Comparator - CMCON

REGISTER 6-1: CMCON — COMPARATOR CONTROL REGISTER (ADDRESS: 19h)

	U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	COUT	—	CINV	CIS	CM2	CM1	CM0	
	bit 7								bit 0
bit 7	Unimplemented: Read as '0'								
bit 6	COUT: Comparator Output bit <u>When CINV = 0:</u> 1 = $V_{IN+} > V_{IN-}$ 0 = $V_{IN+} < V_{IN-}$ <u>When CINV = 1:</u> 1 = $V_{IN+} < V_{IN-}$ 0 = $V_{IN+} > V_{IN-}$								
bit 5	Unimplemented: Read as '0'								
bit 4	CINV: Comparator Output Inversion bit 1 = Output inverted 0 = Output not inverted								
bit 3	CIS: Comparator Input Switch bit <u>When CM2:CM0 = 110 or 101:</u> 1 = V_{IN-} connects to CIN+ 0 = V_{IN-} connects to CIN-								
bit 2-0	CM2:CM0: Comparator Mode bits Figure 6-2 shows the Comparator modes and CM2:CM0 bit settings								
Legend:									
R = Readable bit			W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR			'1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			

Comparator – operation modes





TABLE 6-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
$V_{IN-} > V_{IN+}$	0	0
$V_{IN-} < V_{IN+}$	0	1
$V_{IN-} > V_{IN+}$	1	1
$V_{IN-} < V_{IN+}$	1	0

FIGURE 6-1: SINGLE COMPARATOR



Comparator – voltage reference

- ▶ The voltage reference can output 32 distinct voltage levels

REGISTER 6-2: VRCON — VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	VREN	—	VRR	—	VR3	VR2	VR1	VR0
	bit 7							bit 0

bit 7 **VREN:** CVREF Enable bit
 1 = CVREF circuit powered on
 0 = CVREF circuit powered down, no IDD drain

bit 6 **Unimplemented:** Read as '0'


bit 5 **VRR:** CVREF Range Selection bit
 1 = Low range
 0 = High range

bit 4 **Unimplemented:** Read as '0'

bit 3-0 **VR3:VR0:** CVREF value selection $0 \leq VR [3:0] \leq 15$
 When VRR = 1: $CVREF = (VR3:VR0 / 24) * VDD$
 When VRR = 0: $CVREF = VDD/4 + (VR3:VR0 / 32) * VDD$

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Comparator – voltage reference



Comparator - example

```
//init  
// - COUT - CINV CIS CM2 CM1 CM0  
CMCON=0;  
  
output=COUT;
```

References

Source:

<http://ww1.microchip.com/downloads/en/devicedoc/41190c.pdf>