

PIC12F629 / 675 I / O



RNDr. Vojtěch Krmíček
vojtec@ics.muni.cz

Ing. Zbyněk Bureš, Ph.D.
zbynek.bures@unob.cz

Package

● Package

Device	Program Memory	Data Memory		I/O	10-bit A/D (ch)	Comparators	Timers 8/16-bit
	FLASH (words)	SRAM (bytes)	EEPROM (bytes)				
PIC12F629	1024	64	128	6	–	1	1/1
PIC12F675	1024	64	128	6	4	1	1/1



Block diagrams of pins (cont.)

FIGURE 3-4: BLOCK DIAGRAM OF GP4





FIGURE 3-5: BLOCK DIAGRAM OF GP5



Registers

REGISTER 3-1: GPIO — GPIO REGISTER (ADDRESS: 05h)

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0

bit 7 bit 0

bit 7-6: **Unimplemented:** Read as '0'

bit 5-0: **GPIO<5:0>:** General Purpose I/O pin.

1 = Port pin is >VIH

0 = Port pin is <VIL

REGISTER 3-2: TRISIO — GPIO TRI-STATE REGISTER (ADDRESS: 85h)

U-0	U-0	R/W-x	R/W-x	R-1	R/W-x	R/W-x	R/W-x
—	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0

bit 7 bit 0

bit 7-6: **Unimplemented:** Read as '0'

bit 5-0: **TRISIO<5:0>:** General Purpose I/O Tri-State Control bit

1 = GPIO pin configured as an input (tri-stated)

0 = GPIO pin configured as an output.

Note: TRISIO<3> always reads 1.

Registers (cont.)

REGISTER 3-3: WPU — WEAK PULL-UP REGISTER (ADDRESS: 95h)

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
—	—	WPU5	WPU4	—	WPU2	WPU1	WPU0
bit 7				bit 0			

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-4 **WPU<5:4>:** Weak Pull-up Register bit
1 = Pull-up enabled
0 = Pull-up disabled
- bit 3 **Unimplemented:** Read as '0'
- bit 2-0 **WPU<2:0>:** Weak Pull-up Register bit
1 = Pull-up enabled
0 = Pull-up disabled

- Note 1:** Global $\overline{\text{GPPU}}$ must be enabled for individual pull-ups to be enabled.
- Note 2:** The weak pull-up device is automatically disabled if the pin is in Output mode (TRISIO = 0).

REGISTER 3-4: IOC — INTERRUPT-ON-CHANGE GPIO REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
bit 7				bit 0			

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-0 **IOC<5:0>:** Interrupt-on-Change GPIO Control bit
1 = Interrupt-on-change enabled
0 = Interrupt-on-change disabled

- Note 1:** Global interrupt enable (GIE) must be enabled for individual interrupts to be recognized.

Registers summary

TABLE 3-1: SUMMARY OF REGISTERS ASSOCIATED WITH GPIO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
05h	GPIO	—	—	GP5	GP4	GP3	GP2	GP1	GP0	--xx xxxx	--uu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
19h	CMCON	—	COUT	—	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
81h	OPTION_REG	$\overline{\text{GPPU}}$	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISIO	—	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	--11 1111	--11 1111
95h	WPU	—	—	WPU5	WPU4	—	WPU2	WPU1	WPU0	--11 -111	--11 -111
96h	IOC	—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	--00 0000	--00 0000
9Fh	ANSEL	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by GPIO.

EXAMPLE 3-1: INITIALIZING GPIO

```
BCF     STATUS,RP0      ;Bank 0
CLRF   GPIO             ;Init GPIO
MOVLW  07h              ;Set GP<2:0> to
MOVWF  CMCON            ;digital IO
BSF    STATUS,RP0      ;Bank 1
CLRF   ANSEL           ;Digital I/O
MOVLW  0Ch              ;Set GP<3:2> as inputs
MOVWF  TRISIO          ;and set GP<5:4,1:0>
                          ;as outputs
```

Examples

- How to GPIO set as output (GP0, GP1)