


MUNI
FI


PA221: FIR Filter Verification

FIR Filter

$F_{MAX} = ?$



Conventional Tapped Delay Line FIR Filter Representation



Transposed Direct-Form

$$y[n] = a[0] x[n] + a[1] x[n - 1] + \dots + a[N] x[n - N] = \sum_{i=0}^N a[i] x[n - i]$$

Assignment

FIR filter design and verification

- **Design** a FIR filter according to specification
 - use Matlab to generate filter coefficients
 - use Vivado IP core wizard to generate FIR filter module
- **Verify** the FIR functionality (automatic testbench)
 - read input data from a file and feed them to the filter
 - read reference output data from a file and compare it with actual filter output
 - report results of the verification to a **log** file, including PASS/FAIL message and total number of errors detected

FIR Filter Parameters

- Entity (IP core) name FIR_50k
- Low-pass FIR, Equiripple
- $F_{\text{pass}} = 50 \text{ kHz}$, $F_{\text{stop}} = 200 \text{ kHz}$
- $A_{\text{pass}} = 1 \text{ dB}$, $A_{\text{stop}} = 40 \text{ dB}$
- Sampling frequency 6.25 MHz
- Clock frequency 50 MHz (\Rightarrow 8 clock cycles per sample)
- Input: 9b, no fractional part (range -256 to +255)
- Output: 9b, no fractional part (range -256 to +255)


Verification: Self-testing testbench

- Automatically generates stimuli for the DUT (design under test)
- Automatically verifies correctness of the DUT outputs
- Generates a LOG file with simulation results

FIR Filter Parameters


- Instantiate the design under test (DUT; FIR_50k)
- Create an initial block that reads data from **FIR_din.txt** file and feeds the data to DUT. Note that there should be one sample for each 8 clock cycles (50 MHz clock at 6.25 MHz sampling frequency).
- Create an initial block that writes data to **FIR_dout_act.txt** file whenever FIR output valid signal is asserted. Each sample on a line.
- Create an initial block that reads data from **FIR_dout_ref.txt** file and verifies data on the DUT output (whenever FIR output valid signal is asserted). Any discrepancy is reported to both a textual **log** file and simulator console as an error.
- Correctly finish the simulation (do not run forever).

Verification



Expected Waveforms


- See the analog waveforms in the ModelSim / Questa.



FIR filter design: filterDesigner

Matlab Filter Design & Analysis Tool

Matlab: Filter Design



Matlab: Filter Design

The screenshot displays the MATLAB Filter Designer interface for an FIR filter. The window title is "Filter Designer - [untitled.fda *]". The menu bar includes File, Edit, Analysis, Targets, View, Window, and Help. The toolbar contains various icons for file operations and analysis.

Current Filter Information:

- Structure: Direct-Form FIR
- Order: 59
- Stable: Yes
- Source: Designed

Magnitude Response (dB): A plot showing the magnitude response of the filter. The x-axis is Frequency (MHz) from 0 to 3, and the y-axis is Magnitude (dB) from 0 to -60. The plot shows a lowpass filter response with a passband ripple of approximately 1 dB and a stopband attenuation of 40 dB.

Response Type: Lowpass

Filter Order: Specify order: 10; Minimum order

Options: Density Factor: 20

Frequency Specifications:

- Units: Hz
- Fs: 6250000
- Fpass: 50000
- Fstop: 200000

Magnitude Specifications:

- Units: dB
- Apass: 1
- Astop: 40

Design Method: IIR Butterworth; FIR Equiripple

Design Filter button is highlighted.

Designing Filter ... Done


Matlab: Filter Design

The screenshot displays the MATLAB Filter Designer window for an FIR filter. The interface is divided into several sections:


- Current Filter Information:** Shows the filter's structure as Direct-Form FIR, with an order of 59, it is stable, and it was designed as a quantized filter.
- Magnitude Response (dB):** A plot showing the magnitude response in dB versus frequency in MHz. The plot compares the 'Lowpass Equiripple: Quantized' (solid blue line) with the 'Lowpass Equiripple: Reference' (dashed blue line). The quantized response shows a slight deviation from the reference response at higher frequencies.
- Filter arithmetic:** Set to 'Fixed-point'.
- Filter precision:** Set to 'Specify all'.
- Numerator word length:** Set to 12.
- Best-precision fraction lengths:** Checked.
- Scale the numerator coefficients to fully utilize the entire dynamic range:** Checked.

The status bar at the bottom indicates 'Quantizing Filter ... done.'

Matlab: Filter Design



Matlab: Filter Design




Matlab: Filter Design

- Export as TXT or CSV file.
- Modify the file into the following format:
 - c_0, c_1, c_2, \dots
- If you have no Matlab, you can find the exported file in `w03_filter_template/sources/matlab/FIR_50k.fcf`

Alternative Tools: Filter Design

- pyfda (<https://github.com/chipmuenk/pyfda>)
- T-Filter – online
(<http://t-filter.engineerjs.com/>)
- FIR Filter Designer - online (<https://wirelesslibrary.labs.b-com.com/FIRfilterdesigner/#/>)
- GNU Octave (<https://www.allaboutcircuits.com/technical-articles/design-of-fir-filters-design-octave-matlab/>)
- rePhase (<https://www.minidsp.com/applications/advanced-tools/rephase-fir-tool>)



FIR II IP Core

Quartus IP Core Library

IP Core

Quartus Prime Lite Edition - C:/Users/jakral/ownCloud/MUNI/vyuka/PV221/Cviceni/w03_filter/w03_filter - w03_filter

File Edit View Project Assignments Processing Tools Window Help

Search Intel FPGA

Project Navigator: Hierarchy

Entity: Instance

Cyclone V: 5CSEMA5F31C6

w03_filter

filter:filter_inst

Tasks: Compilation

Task: Compile Design, Analysis & Synthesis, Fitter (Place & Route)

Table of Contents: Flow Summary, Flow Settings, Flow Non-Default Global Settings, Flow Elapsed Time, Flow OS Summary, Flow Log, Analysis & Synthesis, Fitter, Assembler, Timing Analyzer, EDA Netlist Writer, Flow Messages, Flow Suppressed Messages

Flow Summary

Flow Status	Successful -
Quartus Prime Version	23.1std.0 Bu
Revision Name	w03_filter
Top-level Entity Name	w03_filter
Family	Cyclone V
Device	5CSEMA5F3
Timing Models	Final
Logic utilization (in ALMs)	1 / 32,070 (<
Total registers	0
Total pins	37 / 457 (8 9
Total virtual pins	0
Total block memory bits	0 / 4,065,280
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0

IP Catalog

Library

- Basic Functions
- DSP
 - Error Detection and Correction
 - Filters
 - FIR II**
 - Floating Point
 - Signal Generation
 - Transforms
- Interface Protocols
- Memory Interfaces and Controllers
- Processors and Peripherals

Messages

Type	ID	Message
1	22036	For messages from NativeLink execution see the NativeLink log file c:/users/jakral/ownCloud/MUNI/vyuka/PV221/Cviceni/w03_filter/w03_
1	22036	Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativeLink/qnative
1	22036	For messages from NativeLink execution see the NativeLink log file c:/users/jakral/ownCloud/MUNI/vyuka/PV221/Cviceni/w03_filter/w03_
1	22036	Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativeLink/qnative
1	22036	For messages from NativeLink execution see the NativeLink log file c:/users/jakral/ownCloud/MUNI/vyuka/PV221/Cviceni/w03_filter/w03_

System (36) Processing (185)

100% 00:00:41

IP Core

Expected file format:

c0, c1, c2, ...

The screenshot shows the 'FIR II - filter' configuration tool. The 'Block Diagram' tab on the left shows a 'filter' block with inputs 'clk', 'rst', and 'avalon_streaming_sink', and outputs 'clock', 'reset', and 'avalon_streaming'. The 'Coefficients' tab on the right displays a 'Frequency Response (Magnitude)' graph. The graph shows a magnitude response in dB versus frequency in MHz, with a passband ripple between approximately -10 dB and -50 dB. Below the graph is a table of coefficients:

Coeff No.	Original Value	Scaled Value	Fixed Value
0	-0.158203125	-0.1577918906	-323
1	0.0673828125	0.0669272106	137
2	0.0693359375	0.0688812897	141
3	0.080078125	0.079628725	163

The status bar at the bottom provides additional configuration details: Info: filter: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 27, Bankcount 1, CoefBitWidth 12.

IP Core

The image shows a configuration window for an IP Core, with the 'Input/Output Options' tab selected. The window is divided into two main sections: 'Input Options' and 'Output Options'. In the 'Input Options' section, 'Input Type' is set to 'Signed Binary', 'Input Width' is 9 bits, and 'Input Fractional Width' is 0 bits. In the 'Output Options' section, 'Output Type' is 'Signed Binary', 'Output Width' is 9 bits, 'Output Fractional Width' is 0 bits, 'Specifies whether to truncate or saturate the most significant bit (MSB):' is 'Truncation', 'MSB Bits to Remove' is 2, 'Specifies whether to truncate or round the least significant bit (LSB):' is 'Truncation', 'LSB Bits to Remove' is 16, 'outWidth' is 27 bits, and 'Output Full Fractional Width' is 0 bits. Several input fields (9, 2, 16) and dropdown menus (Signed Binary, Truncation) are highlighted with red boxes.

Section	Parameter	Value	Unit
Input Options	Input Type	Signed Binary	
	Input Width	9	bits
	Input Fractional Width	0	bits
Output Options	Output Type	Signed Binary	
	Output Width	9	bits
	Output Fractional Width	0	bits
	Specifies whether to truncate or saturate the most significant bit (MSB):	Truncation	
	MSB Bits to Remove	2	
	Specifies whether to truncate or round the least significant bit (LSB):	Truncation	
	LSB Bits to Remove	16	
	outWidth	27	bits
Output Full Fractional Width	0	bits	

IP Core

- Calculate number of expected DSP blocks:
 - 1) for non-symmetrical coefficients
 - 2) for symmetrical coefficients
- Verify the calculation on Implementation Options tab.

Verilog: Reading Data from a File

```
integer fid_din;
reg [256:0] line; // buffer for line read from file

initial begin
    // open the file
    fid_din = $fopen("../../sources/data/FIR_din.txt", "r");
    if (fid_din == 0) begin
        $display("ERROR: File not found.");
        $finish;
    end

    // check EOF and try to read a line from the file
    while (!$feof(fid_din) && $fgets(line, fid_din) != 0) begin
        if ($sscanf(line, "%d", data) != 1) begin
            $display("ERROR: Failed to scan number from line.");
            $finish;
        end
    end
    $fclose(fid_din);
end
```

Verilog: Writing Data to a File

```
integer fid_dout_act;

initial begin
    // open the file for writing
    fid_dout_act = $fopen("../../sources/data/FIR_dout_act.txt", "w");
    if (fid_dout_act == 0) begin
        $display("ERROR: File could not be opened.");
        $finish;
    end

    while (!sim_finished) begin
        // check if the data is valid
        if (dv) begin
            // write the data to file
            $fdisplay(fid_dout_act, "%d", data); // internally adds new line
        end
        #(CLK_PER); // wait for one clock period
    end

    $fclose(fid_dout_act); // close the file
end
```