MUNI
FI

PA221: Filter and Signal Tap – Part 1

jan.kral@fi.muni.cz

Template

Audio



Audio Codec


Audio codec
writedata_left
writedata_right
write
read
reset
clk
write_ready
readdata_left
readdata_right
read_ready

Assignment

Compile and load FPGA binary into EvalBoard

Signal Tap

- Examine all internal signal (previous slide) of Audio Codec
- Determine sampling frequency of **readdata_left** and **readdata_right** signals
- Set input mux to SW[1:0] = 2'b01 and capture at least one period of square wave signal in Signal Tap

Tips and Tricks

Task: Set input mux to SW[1:0] = 2'b01 and capture at least one period of square wave signal in Signal Tap

- Storage qualifier can be used to store only selected samples
- Bus format -> Signed line chart can be scaled if non-significant bits are removed from the bus

Tips and Tricks



Tips and Tricks