

# **NVIDIA Compute**

PTX: Parallel Thread Execution

ISA Version 1.4

2009-06-12

# **Table of Contents**

Chapter	1. Introduction	1
1.1.	Scalable Data-Parallel Computing Using GPUs	1
1.2.	Goals of PTX	1
1.3.	The Document's Structure	2
Chapter	2. Programming Model	3
2.1.	A Highly Multithreaded Coprocessor	3
2.2.	Thread Hierarchy	3
2.2.	1. Cooperative Thread Arrays	3
2.2.	2. Grid of Cooperative Thread Arrays	4
2.3.	Memory Hierarchy	6
Chapter	3. Parallel Thread Execution Machine Model	9
3.1.	A Set of SIMT Multiprocessors with On-Chip Shared Memory	9
Chapter	4. Syntax	13
4.1.	Source Format	13
4.2.	Comments	13
4.3.	Statements	14
4.3.	1. Directive Statements	14
4.3.	2. Instruction Statements	14
4.4.	Identifiers	15
4.5.	Constants	16
4.5.	1. Integer Constants	16
4.5.	2. Floating-Point Constants	16
4.5.	3. Predicate Constants	17
4.5.	4. Constant Expressions	17
4.5.	5. Integer Constant Expression Evaluation	18
4.5.	S. Summary of Constant Expression Evaluation Rules	20
Chapter	5. State Spaces, Types, and Variables	21
5.1.	State Spaces	21
5.1.	1. Register State Space	22
5.1.	2. Special Register State Space	22
5.1.3	3. Constant State Space	22

5.1.	4 (1)	obal State Space	22
5.1. 5.1.		·	
5.1. 5.1.		cal State Spacerameter State Space	
		•	
5.1.		ared State Space	
5.1.		xture State Spaces	
5.2.	• •	adamantal Tomas	
5.2.		ndamental Types	
5.2.		stricted Use of Sub-Word Sizes	
5.3.		es	
5.3.		riable Declarations	
5.3.		ctors	
5.3.		ay Declarations	
5.3.		tializers	
5.3.		gnment	
5.3.		rameterized Variable Names	
Chapter		uction Operands	
6.1.	Operan	d Type Information	29
6.2.	Source	Operands	29
6.3.	Destina	tion Operands	29
6.4.	Using A	ddresses, Arrays, and Vectors	30
6.4.	1. Ad	dresses as Operands	30
6.4.	2. Arr	ays as Operands	31
6.4.	3. Ve	ctors as Operands	31
6.4.	4. Lal	bels and Function Names as Operands	31
6.5.	Type Co	onversion	32
6.5.	1. Sc	alar Conversions	32
6.5.	2. Ro	unding Modifiers	34
6.6.	Operan	d Costs	35
Chapter	7. Instru	uction Set	37
7.1.	Format	and Semantics of Instruction Descriptions	37
7.2.	PTX Ins	structions	37
7.3.	Predica	ted Execution	38
7.3.	1. Co	mparisons	39
7	.3.1.1.	Integer and Bit-Size Comparisons	39
7	.3.1.2.	Floating-Point Comparisons	39

7.3.2.	Manipulating Predicates	40
7.4. Ty	pe Information for Instructions and Operands	41
7.4.1.	Operand Size Exceeding Instruction-Type Size	42
7.5. Div	vergence of Threads in Control Constructs	44
7.6. Se	mantics	44
7.6.1.	Machine-Specific Semantics of 16-bit Code	44
7.7. Ins	structions	45
7.7.1.	Integer Arithmetic Instructions	45
7.7.2.	Floating-Point Instructions	56
7.7.3.	Comparison and Selection Instructions	73
7.7.4.	Logic and Shift Instructions	77
7.7.5.	Data Movement and Conversion Instructions	81
7.7.6.	Texture Instruction	87
7.7.7.	Control Flow Instructions	88
7.7.8.	Parallel Synchronization and Communication Instructions	91
7.7.9.	Miscellaneous Instructions	98
Chapter 8.	Special Registers	99
Chapter 9.	Directives	105
9.1. Sp	ecifying Kernel Entry Points and Functions	105
9.2. Pe	rformance-Tuning Directives	107
9.3. De	bugging Directives	109
9.4. Ot	her Directives	110
Chapter 10	. Release Notes	113
10.1.	Changes in Version 1.4	114
10.1.1.	New Features	114
10.1.2.	Semantic Changes and Clarifications	115
10.1.3.	Unimplemented or Unused Features Removed	115
10.1.4.	Unimplemented Features Remaining	115
10.2.	Changes in Version 1.3	116
10.2.1.	New Features	116
10.2.2.	Semantic Changes and Clarifications	116
10.2.3.	Unimplemented or Unused Features Removed	116
10.2.4.	Syntax Restrictions	116
10.2.5.	Unimplemented Features Remaining	117
10.3.	Changes in Versions 1.2	118
10.3.1.	New Features	118

10.3.2	. Semantic Changes and Clarifications	118
10.3.3	. Unimplemented or Unused Features Removed	119
10.3.4	Syntax Restrictions	119
10.3.5	. Unimplemented Features Remaining	119
10.4.	Changes in Version 1.1	120
10.4.1	. New Features	120
10.4.2	. Unimplemented Features Removed	120
10.4.3	. Changes to Rounding Modifiers	120
10.4.4	. Changes to Saturation	121
10.4.5	. Unimplemented Features Remaining	121
10.4.6	. Summary of Instruction Changes	122

# List of Figures

Figure 1.	Thread Batching	5
Figure 2.	Memory Hierarchy	7
Figure 3.	Hardware Model	11

# List of Tables

Table 1.	PTX Directives	14
Table 2.	Reserved Instruction Keywords	15
Table 3.	Predefined Identifiers	15
Table 4.	Operator Precedence	18
Table 5.	Constant Expression Evaluation Rules	20
Table 6.	State Spaces	21
Table 7.	Properties of State Spaces	22
Table 8.	Fundamental Type Specifiers	25
Table 9.	Convert Instruction Precision and Format	33
Table 10.	Floating-Point Rounding Modifiers	34
Table 11.	Integer Rounding Modifiers	34
Table 12.	Cost Estimates for Accessing State-Spaces	35
Table 13.	Operators for Signed Integer, Unsigned Integer, and Bit-Size Types	39
Table 14.	Floating-Point Comparison Operators	39
Table 15.	Floating-Point Comparison Operators Accepting NaN	40
Table 16.	Floating-Point Comparison Operators Testing for NaN	40
Table 17.	Type Checking Rules	41
Table 18.	Relaxed Type-checking Rules for Source Operands	42
Table 19.	Relaxed Type-checking Rules for Destination Operands	43
Table 20.	Integer Arithmetic Instructions: add	46
Table 21.	Integer Arithmetic Instructions: sub	46
Table 22.	Integer Arithmetic Instructions: add.cc	47
Table 23.	Integer Arithmetic Instructions: addc	47
Table 24.	Integer Arithmetic Instructions: sub.cc	48
Table 25.	Integer Arithmetic Instructions: subc	48
Table 26.	Integer Arithmetic Instructions: mul	49
Table 27.	Integer Arithmetic Instructions: mad	50
Table 28.	Integer Arithmetic Instructions: mul24	51
Table 29.	Integer Arithmetic Instructions: mad24	52
Table 30.	Integer Arithmetic Instructions: sad	53

Table 31.	Integer Arithmetic Instructions: div	53
Table 32.	Integer Arithmetic Instructions: rem	53
Table 33.	Integer Arithmetic Instructions: abs	54
Table 34.	Integer Arithmetic Instructions: neg	54
Table 35.	Integer Arithmetic Instructions: min	55
Table 36.	Integer Arithmetic Instructions: max	55
Table 37.	Summary of Floating-Point Instructions	57
Table 38.	Floating-Point Instructions: add	58
Table 39.	Floating-Point Instructions: sub	59
Table 40.	Floating-Point Instructions: mul	60
Table 41.	Floating-Point Instructions: fma	61
Table 42.	Floating-Point Instructions: mad	62
Table 43.	Floating-Point Instructions: div	63
Table 44.	Floating-Point Instructions: abs	64
Table 45.	Floating-Point Instructions: neg	64
Table 46.	Floating-Point Instructions: min	65
Table 47.	Floating-Point Instructions: max	65
Table 48.	Floating-Point Instructions: rcp	66
Table 49.	Floating-Point Instructions: sqrt	67
Table 50.	Floating-Point Instructions: rsqrt	68
Table 51.	Floating-Point Instructions: sin	69
Table 52.	Floating-Point Instructions: cos	70
Table 53.	Floating-Point Instructions: Ig2	71
Table 54.	Floating-Point Instructions: ex2	72
Table 55.	Comparison and Selection Instructions: set	74
Table 56.	Comparison and Selection Instructions: setp	75
Table 57.	Comparison and Selection Instructions: selp	76
Table 58.	Comparison and Selection Instructions: slct	76
Table 59.	Logic and Shift Instructions: and	78
Table 60.	Logic and Shift Instructions: or	78
Table 61.	Logic and Shift Instructions: xor	79
Table 62.	Logic and Shift Instructions: not	79
Table 63.	Logic and Shift Instructions: cnot	79
Table 64.	Logic and Shift Instructions: shl	80
Table 65.	Logic and Shift Instructions: shr	80
Table 66.	Data Movement and Conversion Instructions: mov	81

Table 67.	Data Movement and Conversion Instructions: mov	82
Table 68.	Data Movement and Conversion Instructions: Id	83
Table 69.	Data Movement and Conversion Instructions: st	84
Table 70.	Data Movement and Conversion Instructions: cvt	85
Table 71.	Texture Instruction: tex	87
Table 72.	Control Flow Instructions: { }	88
Table 73.	Control Flow Instructions: @	88
Table 74.	Control Flow Instructions: bra	89
Table 75.	Control Flow Instructions: call	89
Table 76.	Control Flow Instructions: ret	90
Table 77.	Control Flow Instructions: exit	90
Table 78.	Parallel Synchronization and Communication Instructions: bar	92
Table 79.	Parallel Synchronization and Communication Instructions: membar	92
Table 80.	Parallel Synchronization and Communication Instructions: atom	93
Table 81.	Parallel Synchronization and Communication Instructions: red	95
Table 82.	Parallel Synchronization and Communication Instructions: vote	97
Table 83.	Miscellaneous Instructions: trap	98
Table 84.	Miscellaneous Instructions: brkpt	98
Table 85.	Miscellaneous Instructions: pmevent	98
Table 86.	Special Registers: %tid	100
Table 87.	Special Registers: %ntid	100
Table 88.	Special Registers: %laneid	101
Table 89.	Special Registers: %warpid	101
Table 90.	Special Registers: %ctaid	102
Table 91.	Special Registers: %nctaid	102
Table 92.	Special Registers: %smid	103
Table 93.	Special Registers: %gridid	104
Table 94.	Special Registers: %clock	104
Table 95.	Special Registers: %pm0, %pm1, %pm2, %pm3	104
Table 96.	Directives: .entry	105
Table 97.	Directives: .func	106
Table 98.	Directives: .maxnreg	107
Table 99.	Directives: .maxntid	108
Table 100.	Directives: .maxnctapersm	108
Table 101.	Debugging Directives: .section	109

Table 102.	Debugging Directives: .file	109
Table 103.	Debugging Directives: .loc	109
Table 104.	Other Directives: .extern	110
Table 105.	Other Directives: .visible	110
Table 106.	Other Directives: .version	110
Table 107.	Other Directives: .target	111
Table 108.	Summary of Instruction Changes in Version 1.1	122

This page is blank.

# Chapter 1. Introduction

This document describes PTX, a low-level *parallel thread execution* virtual machine and instruction set architecture (ISA). PTX exposes the GPU as a data-parallel computing *device*.

# 1.1. Scalable Data-Parallel Computing Using GPUs

Driven by the insatiable market demand for real-time, high-definition 3D graphics, the programmable GPU has evolved into a highly parallel, multithreaded, many-core processor with tremendous computational horsepower and very high memory bandwidth. The GPU is especially well-suited to address problems that can be expressed as data-parallel computations – the same program is executed on many data elements in parallel – with high arithmetic intensity – the ratio of arithmetic operations to memory operations. Because the same program is executed for each data element, there is a lower requirement for sophisticated flow control; and because it is executed on many data elements and has high arithmetic intensity, the memory access latency can be hidden with calculations instead of big data caches.

Data-parallel processing maps data elements to parallel processing threads. Many applications that process large data sets can use a data-parallel programming model to speed up the computations. In 3D rendering large sets of pixels and vertices are mapped to parallel threads. Similarly, image and media processing applications such as post-processing of rendered images, video encoding and decoding, image scaling, stereo vision, and pattern recognition can map image blocks and pixels to parallel processing threads. In fact, many algorithms outside the field of image rendering and processing are accelerated by data-parallel processing, from general signal processing or physics simulation to computational finance or computational biology.

PTX defines a virtual machine and ISA for general purpose parallel thread execution. PTX programs are translated at install time to the target hardware instruction set. The PTX-to-GPU translator and driver enable NVIDIA GPUs to be used as programmable parallel computers.

## 1.2. Goals of PTX

PTX provides a stable programming model and instruction set for general purpose parallel programming. It is designed to be efficient on NVIDIA GPUs supporting the computation features defined by the Tesla architecture. High level language compilers for languages such

#### Chapter 1: Introduction

as CUDA and C/C++ generate PTX instructions, which are optimized for and translated to native target-architecture instructions.

The goals for PTX include the following:

- ☐ Provide a stable ISA that spans multiple GPU generations.
- ☐ Achieve performance in compiled applications comparable to native GPU performance.
- □ Provide a machine-independent ISA for C/C++ and other compilers to target.
- ☐ Provide a code distribution ISA for application and middleware developers.
- □ Provide a common source-level ISA for optimizing code generators and translators, which map PTX to specific target machines.
- ☐ Facilitate hand-coding of libraries, performance kernels, and architecture tests.
- ☐ Provide a scalable programming model that spans GPU sizes from a single unit to many parallel units.

# 1.3. The Document's Structure

The information in this document is organized into the following Chapters:

- □ Chapter 2 outlines the programming model.
- □ Chapter 3 gives an overview of the PTX virtual machine model.
- □ Chapter 4 describes the basic syntax of the PTX language.
- ☐ Chapter 5 describes state spaces, types, and variable declarations.
- ☐ Chapter 6 describes instruction operands.
- □ Chapter 7 describes the instruction set.
- □ Chapter 8 lists special registers.
- □ Chapter 9 lists the assembly directives supported in PTX.
- □ Chapter 10 provides release notes for PTX Version 1.4.

# Chapter 2. Programming Model

# 2.1. A Highly Multithreaded Coprocessor

The GPU is a compute device capable of executing a very large number of threads in parallel. It operates as a coprocessor to the main CPU, or host: In other words, data-parallel, compute-intensive portions of applications running on the host are off-loaded onto the device.

More precisely, a portion of an application that is executed many times, but independently on different data, can be isolated into a *kernel* function that is executed on the GPU as many different threads. To that effect, such a function is compiled to the PTX instruction set and the resulting kernel is translated at install time to the target GPU instruction set.

# 2.2. Thread Hierarchy

The batch of threads that executes a kernel is organized as a grid of cooperative thread arrays as described in this section and illustrated in Figure 1. Cooperative thread arrays (CTAs) implement CUDA thread blocks.

## 2.2.1. Cooperative Thread Arrays

The Parallel Thread Execution (PTX) programming model is explicitly parallel: a PTX program specifies the execution of a given thread of a parallel thread array. A cooperative *thread array*, or CTA, is an array of threads that execute a kernel concurrently or in parallel.

Threads within a CTA can communicate with each other. To coordinate the communication of the threads within the CTA, one can specify synchronization points where threads wait until all threads in the CTA have arrived.

Each thread has a unique thread identifier within the CTA. Programs use a data parallel decomposition to partition inputs, work, and results across the threads of the CTA. Each CTA thread uses its thread identifier to determine its assigned role, assign specific input and output positions, compute addresses, and select work to perform. The thread identifier is a three-element vector tid, (with elements tid.x, tid.y, and tid.z) that specifies the thread's position within a 1D, 2D, or 3D CTA. Each thread identifier component ranges from zero up to the number of thread ids in that CTA dimension.

Each CTA has a 1D, 2D, or 3D shape specified by a three-element vector ntid (with elements ntid.x, ntid.y, and ntid.z). The vector ntid specifies the number of threads in each CTA dimension.

#### Chapter 2: Programming Model


Threads within a CTA execute in SIMT (single-instruction, multiple-thread) fashion in groups called warps. A warp is a maximal subset of threads from a single CTA, such that the threads execute the same instructions at the same time. Threads within a warp are sequentially numbered. The warp size is a machine-dependent constant. Typically, a warp has 32 threads. Some applications may be able to maximize performance with knowledge of the warp size, so PTX includes a run-time immediate constant, WARP\_SZ, which may be used in any instruction where an immediate operand is allowed.

## 2.2.2. Grid of Cooperative Thread Arrays

There is a maximum number of threads that a CTA can contain. However, CTAs that execute the same kernel can be batched together into a grid of CTAs, so that the total number of threads that can be launched in a single kernel invocation is very large. This comes at the expense of reduced thread communication and synchronization, because threads in different CTAs cannot communicate and synchronize with each other.

Multiple CTAs may execute concurrently and in parallel, or sequentially, depending on the platform. Each CTA has a unique CTA identifier (ctaid) within a grid of CTAs. Each grid of CTAs has a 1D, 2D, or 3D shape specified by the parameter notaid. Each grid also has a unique temporal grid identifier (gridid). Threads may read and use these values through predefined, read-only special registers %tid, %ntid, %ctaid, %nctaid, and %gridid.

The host issues a succession of kernel invocations to the device. Each kernel is executed as a batch of threads organized as a grid of CTAs (Figure 1).



A cooperative thread array (CTA) is a set of concurrent threads that execute the same kernel program. A grid is a set of CTAs that execute independently.

Figure 1. Thread Batching

# 2.3. Memory Hierarchy

PTX threads may access data from multiple memory spaces during their execution as illustrated by Figure 2. Each thread has a private local memory. Each thread block (CTA) has a shared memory visible to all threads of the block and with the same lifetime as the block. Finally, all threads have access to the same global memory.

There are also two additional read-only memory spaces accessible by all threads: the constant and texture memory spaces. The global, constant, and texture memory spaces are optimized for different memory usages. Texture memory also offers different addressing modes, as well as data filtering, for some specific data formats.

The global, constant, and texture memory spaces are persistent across kernel launches by the same application.

Both the host and the device maintain their own local memory, referred to as *host memory* and *device memory*, respectively. The device memory may be mapped and read or written by the host, or, for more efficient transfer, copied from the host memory through optimized API calls that utilize the device's high-performance Direct Memory Access (DMA) engine.




Figure 2. Memory Hierarchy

## Chapter 2: Programming Model

This page is blank.

# Chapter 3. Parallel Thread Execution Machine Model

# 3.1. A Set of SIMT Multiprocessors with On-Chip Shared Memory

The Tesla architecture is built around a scalable array of multithreaded Streaming Multiprocessors (SMs). When a host program invokes a kernel grid, the blocks of the grid are enumerated and distributed to multiprocessors with available execution capacity. The threads of a thread block execute concurrently on one multiprocessor. As thread blocks terminate, new blocks are launched on the vacated multiprocessors.

A multiprocessor consists of multiple Scalar Processor (SP) cores, a multithreaded instruction unit, and on-chip shared memory. The multiprocessor creates, manages, and executes concurrent threads in hardware with zero scheduling overhead. It implements a single-instruction barrier synchronization. Fast barrier synchronization together with lightweight thread creation and zero-overhead thread scheduling efficiently support very fine-grained parallelism, allowing, for example, a low granularity decomposition of problems by assigning one thread to each data element (such as a pixel in an image, a voxel in a volume, a cell in a grid-based computation).

To manage hundreds of threads running several different programs, the multiprocessor employs a new architecture we call SIMT (single-instruction, multiple-thread). The multiprocessor maps each thread to one scalar processor core, and each scalar thread executes independently with its own instruction address and register state. The multiprocessor SIMT unit creates, manages, schedules, and executes threads in groups of parallel threads called *warps*. (This term originates from weaving, the first parallel thread technology.) Individual threads composing a SIMT warp start together at the same program address but are otherwise free to branch and execute independently.

When a multiprocessor is given one or more thread blocks to execute, it splits them into warps that get scheduled by the SIMT unit. The way a block is split into warps is always the same; each warp contains threads of consecutive, increasing thread IDs with the first warp containing thread 0.

At every instruction issue time, the SIMT unit selects a warp that is ready to execute and issues the next instruction to the active threads of the warp. A warp executes one common instruction at a time, so full efficiency is realized when all threads of a warp agree on their execution path. If threads of a warp diverge via a data-dependent conditional branch, the warp serially executes each branch path taken, disabling threads that are not on that path, and when all paths complete, the threads converge back to the same execution path. Branch divergence occurs only within a warp; different warps execute independently regardless of whether they are executing common or disjointed code paths.

#### Chapter 3: Parallel Thread Execution Machine Model

SIMT architecture is akin to SIMD (Single Instruction, Multiple Data) vector organizations in that a single instruction controls multiple processing elements. A key difference is that SIMD vector organizations expose the SIMD width to the software, whereas SIMT instructions specify the execution and branching behavior of a single thread. In contrast with SIMD vector machines, SIMT enables programmers to write thread-level parallel code for independent, scalar threads, as well as data-parallel code for coordinated threads. For the purposes of correctness, the programmer can essentially ignore the SIMT behavior; however, substantial performance improvements can be realized by taking care that the code seldom requires threads in a warp to diverge. In practice, this is analogous to the role of cache lines in traditional code: Cache line size can be safely ignored when designing for correctness but must be considered in the code structure when designing for peak performance. Vector architectures, on the other hand, require the software to coalesce loads into vectors and manage divergence manually.


As illustrated by Figure 3, each multiprocessor has on-chip memory of the four following types:

- One set of local 32-bit *registers* per processor,
- A parallel data cache or *shared memory* that is shared by all scalar processor cores and is where the shared memory space resides,
- A read-only constant cache that is shared by all scalar processor cores and speeds up reads from the constant memory space, which is a read-only region of device memory,
- A read-only texture cache that is shared by all scalar processor cores and speeds up reads from the texture memory space, which is a read-only region of device memory; each multiprocessor accesses the texture cache via a texture unit that implements the various addressing modes and data filtering.

The local and global memory spaces are read-write regions of device memory and are not cached.

How many blocks a multiprocessor can process at once depends on how many registers per thread and how much shared memory per block are required for a given kernel since the multiprocessor's registers and shared memory are split among all the threads of the batch of blocks. If there are not enough registers or shared memory available per multiprocessor to process at least one block, the kernel will fail to launch. A multiprocessor can execute as many as eight thread blocks concurrently.

If a non-atomic instruction executed by a warp writes to the same location in global or shared memory for more than one of the threads of the warp, the number of serialized writes that occur to that location and the order in which they occur is undefined, but one of the writes is guaranteed to succeed. If an atomic instruction executed by a warp reads, modifies, and writes to the same location in global memory for more than one of the threads of the warp, each read, modify, write to that location occurs and they are all serialized, but the order in which they occur is undefined.



A set of SIMT multiprocessors with on-chip shared memory.

Figure 3. Hardware Model

# Chapter 3: Parallel Thread Execution Machine Model

This page is blank.

# Chapter 4. Syntax

PTX programs are a collection of text source files. PTX source files have an assembly-language style syntax with instruction operation codes and operands. Pseudo-operations specify symbol and addressing management. The ptxas program assembles PTX source files to produce corresponding binary object files.

# 4.1. Source Format

Source files are ASCII text. Lines are separated by the newline character ('\n').

All whitespace characters are equivalent; whitespace is ignored except for its use in separating tokens in the language.

The C preprocessor cpp may be used to process PTX source files. Lines beginning with # are preprocessor directives. The following are common preprocessor directives:

#include, #define, #if, #ifdef, #else, #endif, #line, #file

C: A Reference Manual by Harbison and Steele provides a good description of the C preprocessor.

PTX is case sensitive and uses lowercase for keywords.

Each PTX file must begin with a .version directive specifying the PTX language version, followed by a .target directive specifying the target architecture assumed. See Section 9 for a more information on these directives.

# 4.2. Comments

Comments in PTX follow C/C++ syntax, using non-nested /\* and \*/ for comments that may span multiple lines, and using // to begin a comment that extends to the end of the current line.

Comments in PTX are treated as whitespace.

## 4.3. Statements

A PTX statement is either a directive or an instruction. Statements begin with an optional label and end with a semicolon.

#### **Examples:**

### 4.3.1. Directive Statements

Directive keywords begin with a dot, so no conflict is possible with user-defined identifiers. The directives in PTX are listed in Table 1 and described in Chapter 5 and Chapter 9.

Table 1. PTX Directives

.align	.func	.maxnreg	.shared	.visible
.const	.global	.maxntid	.sreg	
.entry	.local	.param	.target	
.extern	.loc	.reg	.tex	
.file	.maxnctapersm	.section	.version	

### 4.3.2. Instruction Statements

Instructions are formed from an instruction opcode followed by a comma-separated list of zero or more operands, and terminated with a semicolon. Operands may be register variables, constant expressions, address expressions, or label names. Instructions have an optional guard predicate which controls conditional execution. The guard predicate follows the optional label and precedes the opcode, and is written as @p, where p is a predicate register. The guard predicate may be optionally negated, written as @!p.

The destination operand is first, followed by source operands.

Instruction keywords are listed in Table 2. All instruction keywords are reserved tokens in PTX.

Table 2. Reserved Instruction Keywords

abs	cvt	min	ret	st
add	div	mov	rsqrt	sub
addc	ex2	mul	sad	subc
and	exit	mul24	selp	tex
atom	fma	neg	set	trap
bar	ld	not	setp	vote
bra	lg2	or	shl	xor
brkpt	mad	pmevent	shr	
call	mad24	rcp	sin	
cnot	max	red	slct	
cos	membar	rem	sqrt	

# 4.4. Identifiers

User-defined identifiers follow extended C++ rules: they either start with a letter followed by zero or more letters, digits, underscore, or dollar characters; or they start with an underscore, dollar, or percentage character followed by one or more letters, digits, underscore, or dollar characters:

followsym: [a-zA-Z0-9\_\$]

identifier: [a-zA-Z]{followsym}\* | {[\_\$%]{followsym}}+

PTX does not specify a maximum length for identifiers and suggests that all implementations support a minimum length of at least 1024 characters.

Many high-level languages such as C and C++ follow similar rules for identifier names, except that the percentage sign is not allowed. PTX allows the percentage sign as the first character of an identifier. The percentage sign can be used to avoid name conflicts, e.g. between user-defined variable names and compiler-generated names.

PTX predefines one constant and a small number of special registers that begin with the percentage sign, listed in Table 3.

Table 3. Predefined Identifiers

%tid	%ntid	%laneid	%warpid
%ctaid	%nctaid	%smid	%pm0,, %pm3
%gridid	%clock	WARP_SZ	

## 4.5. Constants

PTX supports integer and floating-point constants and constant expressions. These constants may be used in data initialization and as operands to instructions. Type checking rules remain the same for integer, floating-point, and bit-size types. For predicate-type data and instructions, integer constants are allowed and are interpreted as in C, i.e., zero values are FALSE and non-zero values are TRUE.

## 4.5.1. Integer Constants

Integer constants are 64-bits in size and are either signed or unsigned, i.e., every integer constant has type .s64 or .u64. The signed/unsigned nature of an integer constant is needed to correctly evaluate constant expressions containing operations such as division and ordered comparisons, where the behavior of the operation depends on the operand types. When used in an instruction or data initialization, each integer constant is converted to the appropriate size based on the data or instruction type at its use.

Integer literals may be written in decimal, hexadecimal, octal, or binary notation. The syntax follows that of C. Integer literals may be followed immediately by the letter 'U' to indicate that the literal is unsigned.

hexadecimal literal: 0[xX]{hexdigit}+U? octal literal: 0{octal digit}+U? binary literal: 0[bB] {bit}+U?

decimal literal {nonzero-digit}{digit}\*U?

Integer literals are non-negative and have a type determined by their magnitude and optional type suffix as follows: literals are signed (.s64) unless the value cannot be fully represented in .s64 or the unsigned suffix is specified, in which case the literal is unsigned (.u64).

The predefined integer constant WARP\_SZ specifies the number of threads per warp for the target platform; the sm\_1x targets have a WARP\_SZ value of 32.

### 4.5.2. Floating-Point Constants

Floating-point constants are represented as 64-bit double-precision values, and all floating-point constant expressions are evaluated using 64-bit double precision arithmetic. The only exception is the 32-bit hex notation for expressing an exact single-precision floating-point value; such values retain their exact 32-bit single-precision value and may not be used in constant expressions. Each 64-bit floating-point constant is converted to the appropriate floating-point size based on the data or instruction type at its use.

Floating-point literals may be written with an optional decimal point and an optional signed exponent. Unlike C and C++, there is no suffix letter to specify size; literals are always represented in 64-bit double-precision format.

PTX includes a second representation of floating-point constants for specifying the exact machine representation using a hexadecimal constant. To specify IEEE 754 double-precision floating point values, the constant begins with 0d or 0D followed by 16 hex digits.

To specify IEEE 754 single-precision floating point values, the constant begins with 0f or 0F followed by 8 hex digits.

```
0[fF]{hexdigit}{8} // single-precision floating point
0[dD]{hexdigit}{16} // double-precision floating point
```

#### **Example:**

```
mov.f32 $f3, 0F3f800000; // 1.0
```

#### 4.5.3. Predicate Constants

In PTX, integer constants may be used as predicates. For predicate-type data initializers and instruction operands, integer constants are interpreted as in C, i.e., zero values are FALSE and non-zero values are TRUE.

# 4.5.4. Constant Expressions

In PTX, constant expressions are formed using operators as in C and are evaluated using rules similar to those in C, but simplified by restricting types and sizes, removing most casts, and defining full semantics to eliminate cases where expression evaluation in C is implementation dependent.

Constant expressions are formed from constant literals, unary plus and minus, basic arithmetic operators (addition, subtraction, multiplication, division), comparison operators, the conditional ternary operator (?:), and parentheses. Integer constant expressions also allow unary logical negation (!), bitwise complement (~), remainder (%), shift operators (<< and >>), bit-type operators (&, |, and ^), and logical operators (&&, | ).

Constant expressions in ptx do not support casts between integer and floating-point.

Constant expressions are evaluated using the same operator precedence as in C. The following table gives operator precedence and associativity. Operator precedence is highest for unary operators and decreases with each line in the chart. Operators on the same line have the same precedence and are evaluated right-to-left for unary operators and left-to-right for binary operators.

Table 4. Operator Precedence

Kind	Operator Symbols	Operator Names	Associates
Primary	()	parenthesis	n/a
Unary	+ - ! ~	plus, minus, negation, complement	right
	(.s64) (.u64)	casts	right
Binary	* / %	multiplication, division, remainder	left
	+ -	addition, subtraction	
	>> <<	shifts	
	< > <= >=	ordered comparisons	
	== !=	equal, not equal	
	&	bitwise AND	
	۸	bitwise XOR	
		bitwise OR	
	&&	logical AND	
	II	logical OR	
Ternary	?:	conditional	right

# 4.5.5. Integer Constant Expression Evaluation

Integer constant expressions are evaluated at compile time according to a set of rules that determine the type (signed .s64 versus unsigned .u64) of each sub-expression. These rules are based on the rules in C, but they've been simplified to apply only to 64-bit integers, and behavior is fully defined in all cases (specifically, for remainder and shift operators).

• Literals are signed unless unsigned is needed to prevent overflow, or unless the literal uses a 'U' suffix.

Example: 42, 0x1234, 0123 are signed.

Example: 0xFABC123400000000, 42U, 0x1234U are unsigned.

• Unary plus and minus preserve the type of the input operand.

Example: +123, -1, - (-42) are signed

Example: -1U, -0xFABC12340000000 are unsigned.

- Unary logical negation (!) produces a signed result with value 0 or 1.
- Unary bitwise complement (~) interprets the source operand as unsigned and produces an unsigned result.
- Some binary operators require normalization of source operands. This normalization is known as *the usual arithmetic conversions* and simply converts both operands to unsigned type if either operand is unsigned.
- Addition, subtraction, multiplication, and division perform the usual arithmetic conversions and produce a result with the same type as the converted operands. That is,

- the operands and result are unsigned if either source operand is unsigned, and is otherwise signed.
- Remainder (%) interprets the operands as unsigned. Note that this differs from C, which allows a negative divisor but defines the behavior to be implementation dependent.
- Left and right shift interpret the second operand as unsigned and produce a result with the same type as the first operand. Note that the behavior of right-shift is determined by the type of the first operand: right shift of a signed value is arithmetic and preserves the sign, and right shift of an unsigned value is logical and shifts in a zero bit.
- AND (&), OR (|), and XOR (^) perform the usual arithmetic conversions and produce a result with the same type as the converted operands.
- AND\_OP (&&), OR\_OP (||), Equal (==), and Not\_Equal (!=) produce a signed result. The result value is 0 or 1.
- Ordered comparisons (<, <=, >, >=) perform the usual arithmetic conversions on source operands and produce a signed result. The result value is 0 or 1.
- Casting of expressions to signed or unsigned is supported using (.s64) and (.u64) casts.
- For the conditional operator (?:), the first operand must be an integer, and the second and third operands are either both integers or both floating-point. The usual arithmetic conversions are performed on the second and third operands, and the result type is the same as the converted type.

# 4.5.6. Summary of Constant Expression Evaluation Rules

These rules are summarized in the following table.

Table 5. Constant Expression Evaluation Rules

Kind	Operator	Operand Types	Operand Interpretation	Result Type	
Primary	()	any type	same as source	same as source	
	constant literal	n/a	n/a	.u64, .s64, or .f64	
Unary	+ -	any type	same as source	same as source	
	!	integer	zero or non-zero	.s64	
	~	integer	.u64	.u64	
Cast	(.u64)	integer	.u64	.u64	
	(.s64)	integer	.s64	.s64	
Binary	+ - * /	.f64	.f64	.f64	
		integer	use usual conversions	converted type	
	< > <= >=	.f64	.f64	.s64	
		integer	use usual conversions	.s64	
	== !=	.f64	.f64	.s64	
		integer	use usual conversions	.s64	
	%	integer	.u64	.u64	
	>> <<	integer	1 <sup>st</sup> unchanged, 2 <sup>nd</sup> is .u64	same as 1 <sup>st</sup> operand	
	&   ^	integer	.u64	.u64	
	&&	integer	zero or non-zero	.s64	
Ternary	?:	int ?.f64 : .f64	same as sources	.f64	
		int ? int : int	use usual conversions	converted type	

# Chapter 5. State Spaces, Types, and Variables

While the specific resources available in a given target GPU will vary, the kinds of resources will be common across platforms, and these resources are abstracted in PTX through state spaces and data types.

# 5.1. State Spaces

A state space is a storage area with particular characteristics. All variables reside in some state space. The characteristics of a state space include its size, addressability, access speed, access rights, and level of sharing between threads.

The state spaces defined in PTX are a byproduct of parallel programming and graphics programming. The list of state spaces is shown in Table 4, and properties of state spaces are shown in Table 5.

Table 6. State Spaces

Name	Description	
.reg	Registers, fast.	
.sreg	Special registers. Read-only; pre-defined; platform-specific.	
.const	Shared, read-only memory.	
.global	Global memory, shared by all threads.	
.local	Local memory, private to each thread.	
.param	User parameters for a program, available at CTA entry.	
.shared	Addressable memory shared between threads in 1 CTA.	
.tex	Global texture memory.	

Table 7. Properties of State Spaces

Name	Addressable	Initializable	Access	Sharing
.reg	No	No	R/W	per-thread
.sreg	No	No	RO	per-CTA
.const	Yes	Yes	RO	per-grid
.global	Yes	Yes	R/W	Context
.local	Yes	No	R/W	per-thread
.param	Yes	No	RO	per-grid
.shared	Yes	No	R/W	per-CTA
.tex	via texture instruction	Yes, via driver	RO	Context

# 5.1.1. Register State Space

Registers (.reg state space) are fast storage locations. The number of registers is limited, and will vary from platform to platform. When the limit is exceeded, register variables will be spilled to memory, causing changes in performance. For each architecture, there is a recommended maximum number of registers to use (see the "CUDA Programming Guide" for details).

Registers may be typed (signed integer, unsigned integer, floating point, predicate) or untyped. Register size is restricted; aside from predicate registers which are 1-bit, registers have a width of 16-, 32-, or 64-bits.

Registers differ from the other state spaces in that they are not fully addressable, i.e., it is not possible to refer to the address of a register.

Registers may have alignment boundaries required by multi-word loads and stores.

# 5.1.2. Special Register State Space

The special register (.sreg) state space holds predefined, platform-specific registers, such as grid, CTA, and thread parameters, clock counters, and performance monitoring registers. All special registers are predefined.

## 5.1.3. Constant State Space

The constant (.const) state space is a read-only memory, initialized by the host. The size is limited and device-dependent.

## 5.1.4. Global State Space

The global (.global) state space is memory that is accessible by all threads in a context. It is the mechanism by which different CTAs and different grids can communicate. Use Id.global, st.global, and atom.global to access global variables.

For any thread in a context, all addresses are in global memory are shared.

Global memory is not sequentially consistent. Consider the case where one thread executes the following two assignments:

```
a = a + 1;
b = b - 1;
```

If another thread sees the variable b change, the store operation updating a may still be in flight. This reiterates the kind of parallelism available in machines that run PTX. Threads must be able to do their work without waiting for other threads to do theirs, as in lock-free and wait-free style programming.

Sequential consistency is provided by the bar.sync instruction. Threads wait at the barrier until all threads in the CTA have arrived. All memory writes prior to the bar.sync instruction are guaranteed to be visible to any reads after the barrier instruction.

# 5.1.5. Local State Space

The local state space (.local) is private memory for each thread to keep its own data. It is typically standard memory with cache. The size is limited, as it must be allocated on a per-thread basis. Use Id.local and st.local to access local variables.

## 5.1.6. Parameter State Space

The parameter (.param) state space provides addressable user parameters to CTAs. User parameters begin at address zero, and the address space is shared across CTAs within a grid. Variables in the .param state space may be defined only within an entry function, and each variable is mapped to the next available aligned location in .param space, where alignment is based on the variable's size.

The location of parameter space is implementation specific. For example, in some implementations, parameter space resides in global memory. No access protection is provided between parameter and global space in this case.

## 5.1.7. Shared State Space

The shared (.shared) state space is a per-CTA region of memory for threads in a CTA to share data. An address in shared memory can be read and written by any thread in a CTA. Use ld.shared and st.shared to access shared variables.

Shared memory typically has some optimizations to support the sharing. One example is broadcast; where all threads read from the same address. Another is sequential access from sequential threads.

### 5.1.8. Texture State Spaces

The texture (.tex) state space is global memory accessed via the texture instruction. It is shared by all threads in a context.

The GPU hardware has a fixed number of texture bindings that can be accessed within a single program (typically 128). The .tex directive will bind the named texture memory variable to a hardware texture identifier, where texture identifiers are allocated sequentially beginning with zero. Multiple names may be bound to the same physical texture identifier. An error is generated if the maximum number of physical resources is exceeded. The texture name must be of type .u32 or .u64.

Physical texture resources are allocated on a per-module granularity, and .tex variables are currently required to be defined in the global scope.

Texture memory is read-only. A texture's base address is assumed to be aligned to a 16-byte boundary.

#### **Example:**

```
.tex .u32 tex_a; // bound to physical texture 0
.tex .u32 tex_c, tex_d; // both bound to physical texture 1
.tex .u32 tex_d; // bound to physical texture 2
.tex .u32 tex_f; // bound to physical texture 3
```

# 5.2. Types

## 5.2.1. Fundamental Types

In PTX, the fundamental types reflect the native data types supported by the target architectures. A fundamental type specifies both a basic type and a size. Register variables are always of a fundamental type, and instructions operate on these types. The same typesize specifiers are used for both variable definitions and for typing instructions, so their names are intentionally short.

The following table lists the fundamental type specifiers for each basic type:

Table 8. Fundamental Type Specifiers

Basic Type	Fundamental Type Specifiers
Signed integer	.s8, .s16, .s32, .s64
Unsigned integer	.u8, .u16, .u32, .u64
Floating-point	.f16, .f32, .f64
Bits (untyped)	.b8, .b16, .b32, .b64
Predicate	.pred

Most instructions have one or more type specifiers, needed to fully specify instruction behavior. Operand types and sizes are checked against instruction types for compatibility.

Two fundamental types are compatible if they have the same basic type and are the same size. Signed and unsigned integer types are compatible if they have the same size. The bit-size type is compatible with any fundamental type having the same size.

In principle, all variables (aside from predicates) could be declared using only bit-size types, but typed variables enhance program readability and allow for better operand type checking.

#### 5.2.2. Restricted Use of Sub-Word Sizes

The .u8, .s8, and .b8 types are restricted to ld, st, and cvt instructions. The .f16 floating-point type is allowed only in conversions to and from .f32 and .f64 types. All floating-point instructions operate only on .f32 and .f64 types.

For convenience, Id, st, and cvt instructions permit source and destination data operands to be wider than the instruction-type size, so that narrow values may be loaded, stored, and converted using regular-width registers. For example, 8-bit or 16-bit values may be held directly in 32-bit or 64-bit registers when being loaded, stored, or converted to other types and sizes.

## 5.3. Variables

In PTX, a variable declaration describes both the variable's type and its state space. In addition to fundamental types, PTX supports types for aggregate objects such as vectors and arrays.

#### 5.3.1. Variable Declarations

All storage for data is specified with variable declarations. Every variable must reside in one of the state spaces enumerated in the previous section.

A variable declaration names the space in which the variable resides, its type and size, its name, an optional array size, an optional initializer, and an optional fixed address for the variable.

Predicate variables may only be declared in the register state space.

#### **Examples:**

```
.global .u32 loc;

.reg .s32 i;

.const .f32 bias[] = {-1.0, 1.0};

.global .u8 bg[4] = {0, 0, 0, 0};

.reg .v4 .f32 accel;

.reg .pred p, q, r;
```

#### 5.3.2. Vectors

Limited-length vector types are supported. Vectors of length 2 and 4 of any non-predicate fundamental type can be declared by prefixing the type with .v2 or .v4. Vectors must be based on a fundamental type, and they may reside in the register space. Vectors cannot exceed 128-bits in length; for example, .v4.f64 is not allowed. Three-element vectors may be handled by using a .v4 vector, where the fourth element provides padding. This is a common case for three-dimensional grids, textures, etc.

#### **Examples:**

```
.global .v4 .f32 V; // a length-4 vector of floats .shared .v2 .u16 uv; // a length-2 vector of unsigned ints
```

## 5.3.3. Array Declarations

Array declarations are provided to allow the programmer to reserve space. To declare an array, the variable name is followed with dimensional declarations similar to fixed-size array declarations in C. The size of the dimension is either a constant expression, or is left empty, being determined by an array initializer. Here are some examples:

```
.local .u16 kernel[19][19];
.shared .u8 mailbox[128];
.global .s32 offset[][] = { {-1, 0}, {0, -1}, {1, 0}, {0, 1} };
```

The size of the array specifies how many elements should be reserved. For the kernel declaration above, 19\*19 (361) halfwords are reserved (722 bytes).

#### 5.3.4. Initializers

Declared variables may specify an initial value using a syntax similar to C/C++, where the variable name is followed by an equals sign and the initial value or values for the variable. A scalar takes a single value, while vectors and arrays take nested lists of values inside of curly braces (the nesting matches the dimensionality of the declaration). Initializers are allowed for all types except .f16 and .pred.

#### **Examples:**

```
.global .s32 n = 10;

.global .f32 blur_kernel[][]

= {{.05,.1,.05},{.1,.4,.1},{.05,.1,.05}};

.global .v4 .u8 rgba[3] = {{1,0,0,0}, {0,1,0,0}, {0,0,1,0}};
```

Currently, variable initialization is supported only for constant and global state spaces.

## 5.3.5. Alignment

Byte alignment of storage for all addressable variables can be specified in the variable declaration. Alignment is specified using an optional .align *byte-count* specifier immediately following the state-space specifier. The variable will be aligned to an address which is an integer multiple of *byte-count*. For arrays, alignment specifies the address alignment for the starting address of the entire array, not for individual elements.

#### **Examples:**

```
// allocate array at 4-byte aligned address. Elements are bytes.
.const .align 4 .b8 bar[8] = {0,0,0,0,2,0,0,0};
```

Note that all PTX instructions that access memory require that the address be aligned to a multiple of the transfer size.

#### 5.3.6. Parameterized Variable Names

Since PTX supports virtual registers, it is quite common for a compiler frontend to generate a large number of register names. Rather than require explicit declaration of every name, PTX supports a syntax for creating a set of variables having a common prefix string appended with integer suffixes. For example, suppose a program uses a large number, say one hundred, of .b32 variables, named %r0, %r1, ..., %r99. These 100 register variables can be declared as follows:

```
.reg .b32 %r<100>; // declare %r0, %r1, ..., %r99
```

This shorthand syntax may be used with any of the fundamental types and with any state space, and may be preceded by an alignment specifier. Array variables cannot be declared this way, nor are initializers permitted.

# Chapter 6. Instruction Operands

# 6.1. Operand Type Information

All operands in instructions have a known type from their declarations. Each operand type must be compatible with the type determined by the instruction template and instruction type. There is no automatic conversion between types.

The bit-size type is compatible with every type having the same size. Integer types of a common size are compatible with each other. Operands having type different from but compatible with the instruction type are silently cast to the instruction type.

# 6.2. Source Operands

The source operands are denoted in the instruction descriptions by the names a, b, and c. PTX describes a load-store machine, so operands for ALU instructions must all be in variables declared in the .reg register state space. For most operations, the sizes of the operands must be consistent.

The cvt (convert) instruction takes a variety of operand types and sizes, as its job is to convert from nearly any data type to any other data type (and size).

The ld, st, mov, and cvt instructions copy data from one location to another. Instructions ld and st move data from/to addressable state spaces to/from registers. The mov instruction copies data between registers.

Most instructions have an optional predicate guard that controls conditional execution, and a few instructions have additional predicate source operands. Predicate operands are denoted by the names p, q, r, s.

## 6.3. Destination Operands

PTX instructions that produce a single result store the result in the field denoted by d (for destination) in the instruction descriptions. The result operand is a scalar or vector variable in the register state space.

.

# 6.4. Using Addresses, Arrays, and Vectors

Using scalar variables as operands is straightforward. The interesting capabilities begin with addresses, arrays, and vectors.

## 6.4.1. Addresses as Operands

Address arithmetic is performed using integer arithmetic and logical instructions. Examples include pointer arithmetic and pointer comparisons. All addresses and address computations are byte-based; there is no support for C-style pointer arithmetic.

The mov instruction can be used to move the address of a variable into a pointer. Load and store operations move data between registers and locations in addressable state spaces. The syntax is similar to that used in many assembly languages, where scalar variables are simply named and addresses are de-referenced by enclosing the address expression in square brackets. Address expressions include variable names, address registers, address register plus byte offset, and immediate address expressions which evaluate at compile-time to a constant address.

Here are a few examples:

```
.shared .u16 x;
.reg .u16 r0;
.global .v4 .f32 V;
.reg .v4 .f32 W;
.const .s32 tbl[256];
.reg .b32 p;
.reg .s32 q;

ld.shared.u16 r0,[x];
ld.gloal.v4.f32 W, [V];
ld.const.s32 q, [tbl+12];
mov.b32 p, tbl;
```

#### 6.4.2. Arrays as Operands

Arrays of all types can be declared, and the identifier becomes an address constant in the space where the array is declared. The size of the array is a constant in the program.

Array elements can be accessed using an explicitly calculated byte address, or by indexing into the array using square-bracket notation. The expression within square brackets is either a constant integer, a register variable, or a simple "register with constant offset" expression, where the offset is a constant expression that is either added or subtracted from a register variable. If more complicated indexing is desired, it must be written as an address calculation prior to use. Examples are

```
ld.global.u32 s, a[0];
ld.global.u32 s, a[N-1];
mov.u32 s, a[1];  // move address of a[1] into s
```

## 6.4.3. Vectors as Operands

Vector operands are supported by a limited subset of instructions, which include mov, ld, st, and tex. Vectors may also be passed as arguments to called functions.

Vector elements can be extracted from the vector with the suffixes .x, .y, .z and .w, as well as the typical color fields .r, .g, .b and .a.

A brace-enclosed list is used for pattern matching to pull apart vectors.

```
.reg .v4 .f32 V;
.reg .f32 a, b, c, d;
mov.v4.f32 {a,b,c,d}, V;
```

Vector loads and stores can be used to implement wide loads and stores, which may improve memory performance. The registers in the load/store operations can be a vector, or a brace-enclosed list of similarly typed scalars. Here are examples:

```
ld.global.v4.f32 {a,b,c,d}, [addr+offset];
ld.global.v2.u32 V2, [addr+offset2];
```

Elements in a brace-enclosed vector, say {Ra, Rb, Rc, Rd}, correspond to extracted elements as follows:

```
Ra = V.x = V.r
Rb = V.y = V.g
Rc = V.z = V.b
Rd = V.w = V.a
```

#### 6.4.4. Labels and Function Names as Operands

Labels and function names can be used only in branch and call instructions, and in move instructions to get the address of the label or function into a register, for use in an indirect branch or call.

# 6.5. Type Conversion

All operands to all arithmetic, logic, and data movement instruction must be of the same type and size, except for operations where changing the size and/or type is part of the definition of the instruction. Operands of different sizes or types must be converted prior to the operation.

#### 6.5.1. Scalar Conversions

Table 6 shows what precision and format the cvt instruction uses given operands of differing types. For example, if a cvt.s32.u16 instruction is given a u16 source operand and s32 as a destination operand, the u16 is zero-extended to s32.

Conversions to floating-point that are beyond the range of floating-point numbers are represented with the maximum floating-point value (IEEE 754 Inf for f32 and f64, and  $\sim$ 131,000 for f16).

Table 9. Convert Instruction Precision and Format

						Dest	ination F	ormat				
		s8	s16	s32	s64	u8	u16	u32	u64	f16	f32	f64
	s8	-	sext	sext	sext	-	sext	sext	sext	s2f	s2f	s2f
	s16	chop <sup>1</sup>	-	sext	sext	chop <sup>1</sup>	-	sext	sext	s2f	s2f	s2f
	s32	chop <sup>1</sup>	chop <sup>1</sup>	-	sext	chop <sup>1</sup>	chop <sup>1</sup>	-	sext	s2f	s2f	s2f
	s64	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	s2f	s2f	s2f
Source Format	u8	-	zext	zext	zext	-	zext	zext	zext	u2f	u2f	u2f
e F	u16	chop <sup>1</sup>	-	zext	zext	chop <sup>1</sup>	-	zext	zext	u2f	u2f	u2f
onic	u32	chop <sup>1</sup>	chop <sup>1</sup>	-	zext	chop <sup>1</sup>	chop <sup>1</sup>	-	zext	u2f	u2f	u2f
O	u64	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	chop <sup>1</sup>	chop <sup>1</sup>	chop	-	u2f	u2f	u2f
	f16	f2s	f2s	f2s	f2s	f2u	f2u	f2u	f2u	-	f2f	f2f
	f32	f2s	f2s	f2s	f2s	f2u	f2u	f2u	f2u	f2f	-	f2f
	f64	f2s	f2s	f2s	f2s	f2u	f2u	f2u	f2u	f2f	f2f	-

sext = sign extend; zext = zero-extend; chop = keep only low bits that fit;

s2f = signed-to-float; f2s = float-to-signed;

u2f = unsigned-to-float; f2u = float-to-unsigned;

f2f = float-to-float;

#### Notes

<sup>&</sup>lt;sup>1</sup> If the destination register is wider than the destination format, the result is extended to the destination register width after chopping. The type of extension (sign or zero) is based on the destination format. For example, cvt.s16.u32 targeting a 32-bit register will first chop to 16-bits, then sign-extend to 32-bits.

# 6.5.2. Rounding Modifiers

Conversion instructions may specify a rounding modifier. In PTX, there are four integer rounding modifiers and four floating-point rounding modifiers. The following tables summarize the rounding modifiers.

Table 10. Floating-Point Rounding Modifiers

Modifier	Description
.rn	mantissa LSB rounds to nearest even
.rz	mantissa LSB rounds towards zero
.rm	mantissa LSB rounds towards negative infinity
.rp	mantissa LSB rounds towards positive infinity

Table 11. Integer Rounding Modifiers

Modifier	Description
.rni	round to nearest integer, choosing even integer if source is equidistant between two integers.
.rzi	round to nearest integer in the direction of zero
.rmi	round to nearest integer in direction of negative infinity
.rpi	round to nearest integer in direction of positive infinity

# 6.6. Operand Costs

Operands from different state spaces affect the speed of an operation. Registers are fastest, while global memory is slowest. Much of the delay to memory can be hidden in a number of ways. The first is to have multiple threads of execution so that the hardware can issue a memory operation and then switch to other execution. Another way to hide latency is to issue the load instructions as early as possible, as execution is not blocked until the desired result is used in a subsequent (in time) instruction. The register in a store operation is available much more quickly. Table 11 gives estimates of the costs of using different kinds of memory.

Table 12. Cost Estimates for Accessing State-Spaces

Space	Time	Notes
Register	0	
Shared	0	
Constant	0	Amortized cost is low, first access is high
Local	> 100 clocks	
Parameter	0	
Immediate	0	
Global	> 100 clocks	
Texture	> 100 clocks	
Surface	> 100 clocks	

#### Chapter 6: Instruction Operands

This page is blank.

# Chapter 7. Instruction Set

# 7.1. Format and Semantics of Instruction Descriptions

This section describes each PTX instruction. In addition to the name and the format of the instruction, the semantics are described, followed by some examples that attempt to show several possible instantiations of the instruction.

## 7.2. PTX Instructions

PTX instructions generally have from zero to four operands, plus an optional guard predicate appearing after an '@' symbol to the left of the opcode:

- @P opcode;
- @P opcode A;
- @P opcode D, A;
- @P opcode D, A, B;
- @P opcode D, A, B, C;

For instructions that create a result value, the D operand is the destination operand, while A, B, and C are the source operands.

The **setp** instruction writes two destination registers. We use a 'l' symbol to separate multiple destination registers.

```
setp.s32.lt p|q, a, b; //p = (a < b); q = !(a < b);
```

For some instructions the destination operand is optional. A "bit bucket" operand denoted with an underscore ('\_') may be used in place of a destination register.

# 7.3. Predicated Execution

In PTX, predicate registers are virtual and have .pred as the type specifier. So, predicate registers can be declared as

```
.reg .pred p, q, r
```

All instructions have an optional "guard predicate" which controls conditional execution of the instruction. The syntax to specify conditional execution is to prefix an instruction with "@[!]p", where p is a predicate variable, optionally negated. Instructions without a guard predicate are executed unconditionally.

Predicates are most commonly set as the result of a comparison performed by the setp instruction.

As an example, consider the high-level code

```
if (i < n)
j = j + 1;
```

This can be written in PTX as

```
setp.lt.s32 p, i, n;  // p = (i < n)
@p add.s32 j, j, 1;  // if i < n, add 1 to j</pre>
```

To get a conditional branch or conditional function call, use a predicate to control the execution of the branch or call instructions. To implement the above example as a true conditional branch, the following PTX instruction sequence might be used:

```
setp.lt.s32 p, i, n; // compare i to n
@!p bra L1; // if false, branch over
    add.s32 j, j, 1;
L1: ...
```

## 7.3.1. Comparisons

### 7.3.1.1. Integer and Bit-Size Comparisons

The signed integer comparisons are the traditional eq (equal), ne (not-equal), It (less-than), le (less-than-or-equal), gt (greater-than), and ge (greater-than-or-equal). The unsigned comparisons are eq, ne, lo (lower), ls (lower-or-same), hi (higher), and hs (higher-or-same). The bit-size comparisons are eq and ne; ordering comparisons are not defined for bit-size types. The following table shows the operators for signed integer, unsigned integer, and bit-size types.

Table 13. Operators for Signed Integer, Unsigned Integer, and Bit-Size Types

Meaning	Signed Operator	Unsigned Operator	Bit-Size Operator
a == b	EQ	EQ	EQ
a != b	NE	NE	NE
a < b	LT	LO	
a <= b	LE	LS	
a > b	GT	HI	
a >= b	GE	HS	

## 7.3.1.2. Floating-Point Comparisons

The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false.

Table 14. Floating-Point Comparison Operators

Meaning	Floating-Point Operator
a == b && !isNaN(a) && !isNaN(b)	EQ
a != b && !isNaN(a) && !isNaN(b)	NE
a < b && !isNaN(a) && !isNaN(b)	LT
a <= b && !isNaN(a) && !isNaN(b)	LE
a > b && !isNaN(a) && !isNaN(b)	GT
a >= b && !isNaN(a) && !isNaN(b)	GE

To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts. If either operand is NaN, then the result of these comparisons is true.

Table 15. Floating-Point Comparison Operators Accepting NaN

Meaning	Floating-Point Operator
a == b    isNaN(a)    isNaN(b)	EQU
a != b    isNaN(a)    isNaN(b)	NEU
a < b    isNaN(a)    isNaN(b)	LTU
a <= b    isNaN(a)    isNaN(b)	LEU
a > b    isNaN(a)    isNaN(b)	GTU
a >= b    isNaN(a)    isNaN(b)	GEU

To test for NaN values, two operators num (numeric) and nan (isNaN) are provided. num returns true if both operands are numeric values (not NaN), and nan returns true if either operand is NaN.

Table 16. Floating-Point Comparison Operators Testing for NaN

Meaning	Floating-Point Operator					
!isNaN(a) && !isNaN(b)	NUM					
isNaN(a)    isNaN(b)	NAN					

#### 7.3.2. Manipulating Predicates

Predicate values may be computed and manipulated using the following instructions: and, or, xor, not, and mov.

There is no direct conversion between predicates and integer values, and no direct way to load or store predicate register values. However, setp can be used to generate a predicate from an integer, and the predicate-based select (selp) instruction can be used to generate an integer value based on the value of a predicate; for example:

selp.u32 %r1,1,0,%p; // convert predicate to 32-bit value

# 7.4. Type Information for Instructions and Operands

Typed instructions must have a type-size 41odifier. For example, the add instruction requires type and size information to properly perform the addition operation (signed, unsigned, float, different sizes), and this information must be specified as a suffix to the opcode.

#### **Example:**

```
reg .u16 d, a, b;
add.u16 d, a, b; // perform a 16-bit unsigned add
```

Some instructions require multiple type-size modifiers, most notably the data conversion instruction cvt. It requires separate type-size modifiers for the result and source, and these are placed in the same order as the operands. For example:

```
.reg .u16 a;
.reg .f32 d;

cvt.f32.u16 d, a; // convert 16-bit unsigned to 32-bit float
```

Each operand's type must agree with the corresponding instruction-type modifier. The rules for operand and instruction type conformance are as follows:

- Bit-size types agree with any type of the same size.
- Signed and unsigned integer types agree provided they have the same size, and integer operands are silently cast to the instruction type if needed. For example, an unsigned integer operand used in a signed integer instruction will be treated as a signed integer by the instruction.
- Floating-point types agree only if they have the same size; i.e., they must match exactly.

The following table summarizes these type checking rules.

Table 17. Type Checking Rules

		Operand Type								
		.bX	.bX .sX .uX							
_	.bX	ok	ok	ok	ok					
ctio	.sX	ok	ok	ok	inv					
Instruction Type	.uX	ok	ok	ok	inv					
=	.fX	ok	inv	inv	ok					

# 7.4.1. Operand Size Exceeding Instruction-Type Size

For convenience, Id, st, and cvt instructions permit source and destination data operands to be wider than the instruction-type size, so that narrow values may be loaded, stored, and converted using regular-width registers. For example, 8-bit or 16-bit values may be held directly in 32-bit or 64-bit registers when being loaded, stored, or converted to other types and sizes. The operand type checking rules are relaxed for bit-size and integer (signed and unsigned) instruction types; floating-point instruction types still require that the operand type-size matches exactly, unless the operand is of bit-size type.

When a source operand has a size that exceeds the instruction-type size, the source data is truncated ("chopped") to the appropriate number of bits specified by the instruction type-size. The following table summarizes the relaxed type-checking rules for source operands. Note that some combinations may still be invalid for a particular instruction; for example, the cvt instruction does not support .bX instruction types, so those rows are invalid for cvt.

Table 18. Relaxed Type-checking Rules for Source Operands

								Source	Opera	nd Typ	е					
		b8	b16	b32	b64	s8	s16	s32	s64	u8	u16	u32	u64	f16	f32	f64
	b8	-	chop	chop	chop	-	chop	chop	chop	-	chop	chop	chop	chop	chop	chop
	b16	inv	-	chop	chop	inv	-	chop	chop	inv	-	chop	chop	-	chop	chop
	b32	inv	inv	-	chop	inv	inv	-	chop	inv	inv	-	chop	inv	-	chop
	b64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	-
	s8	-	chop	chop	chop	-	chop	chop	chop	-	chop	chop	chop	inv	inv	inv
ā	s16	inv	-	chop	chop	inv	-	chop	chop	inv	-	chop	chop	inv	inv	inv
Instruction Type	s32	inv	inv	-	chop	inv	inv	-	chop	inv	inv	-	chop	inv	inv	inv
ction	s64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
stru	u8	-	chop	chop	chop	-	chop	chop	chop	-	chop	chop	chop	inv	inv	inv
드	u16	inv	-	chop	chop	inv	-	chop	chop	inv	-	chop	chop	inv	inv	inv
	u32	inv	inv	-	chop	inv	inv	-	chop	inv	inv	-	chop	inv	inv	inv
	u64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
	f16	inv	-	chop	chop	inv	inv	inv	inv	inv	inv	inv	inv	-	inv	inv
	f32	inv	inv	-	chop	inv	inv	inv	inv	inv	inv	inv	inv	inv	-	inv
	f64	inv	inv	inv	-	inv	inv	inv	inv	inv	inv	inv	inv	inv	inv	-

chop = keep only low bits that fit; "-" = allowed, no conversion needed; inv = invalid, parse error.

Notes

- . Source register size must be of equal or greater size than the instruction-type size.
- 2. Bit-size source registers may be used with any appropriately-sized instruction type. The data is truncated ("chopped") to the instruction-type size and interpreted according to the instruction type.
- 3. Integer source registers may be used with any appropriately-sized bit-size or integer instruction type. The data is truncated to the instruction-type size and interpreted according to the instruction type.
- 4. Floating-point source registers can only be used with bit-size or floating-point instruction types. When

used with a narrower bit-size type, the data will be truncated. When used with a floating-point instruction type, the size must match exactly.

When a destination operand has a size that exceeds the instruction-type size, the destination data is zero- or sign-extended to the size of the destination register. If the corresponding instruction type is signed integer, the data is sign-extended; otherwise, the data is zero-extended. The following table summarizes the relaxed type-checking rules for destination operands.

Table 19. Relaxed Type-checking Rules for Destination Operands

							De	estinati	on Ope	rand Ty	/pe					
		b8	b16	b32	b64	s8	s16	s32	s64	u8	u16	u32	u64	f16	f32	f64
	b8	-	zext	zext	zext	-	zext	zext	zext	-	zext	zext	zext	zext	zext	zext
	b16	inv	-	zext	zext	inv	-	zext	zext	inv	-	zext	zext	-	zext	zext
	b32	inv	inv	-	zext	inv	inv	-	zext	inv	inv	-	zext	inv	-	zext
	b64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	-
	<b>s</b> 8	-	sext	sext	sext	-	sext	sext	sext	-	sext	sext	sext	inv	inv	inv
Φ	s16	inv	-	sext	sext	inv	-	sext	sext	inv	-	sext	sext	inv	inv	inv
Ţ	s32	inv	inv	-	sext	inv	inv	-	sext	inv	inv	-	sext	inv	inv	inv
tion	s64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
Instruction Type	u8	-	zext	zext	zext	-	zext	zext	zext	-	zext	zext	zext	inv	inv	inv
드	u16	inv	-	zext	zext	inv	-	zext	zext	inv	-	zext	zext	inv	inv	inv
	u32	inv	inv	-	zext	inv	inv	-	zext	inv	inv	-	zext	inv	inv	inv
	u64	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv	-	inv	inv	inv
	f16	inv	-	zext	zext	inv	inv	inv	inv	inv	inv	inv	inv	-	inv	inv
	f32	inv	inv	-	zext	inv	inv	inv	inv	inv	inv	inv	inv	inv	-	inv
	f64	inv	inv	inv	-	inv	inv	inv	inv	inv	inv	inv	inv	inv	inv	-

sext = sign extend; zext = zero-extend; "-" = Allowed but no conversion needed; inv = Invalid, parse error.

1. Destination register size must be of equal or greater size than the instruction-type size.

#### Notes

- 2. Bit-size destination registers may be used with any appropriately-sized instruction type. The data is sign-extended to the destination register width for signed integer instruction types, and is zero-extended to the destination register width otherwise.
- 3. Integer destination registers may be used with any appropriately-sized bit-size or integer instruction type. The data is sign-extended to the destination register width for signed integer instruction types, and is zero-extended to the destination register width for bit-size and unsigned integer instruction types.
- 4. Floating-point destination registers can only be used with bit-size or floating-point instruction types. When used with a narrower bit-size instruction type, the data will be zero-extended. When used with a floating-point instruction type, the size must match exactly.

# 7.5. Divergence of Threads in Control Constructs

Threads in a CTA execute together, at least in appearance, until they come to a conditional control construct such as a conditional branch, conditional function call, or conditional return. If threads execute down different control flow paths, the threads are called *divergent*. If all of the threads act in unison and follow a single control flow path, the threads are called *uniform*. Both situations occur often in programs.

A CTA with divergent threads may have lower performance than a CTA with uniformly executing threads, so it is important to have divergent threads re-converge as soon as possible. All control constructs are assumed to be divergent points unless the control-flow instruction is marked as uniform, using the .uni suffix. For divergent control flow, the optimizing code generator automatically determines points of re-convergence. Therefore, a compiler or code author targeting PTX can ignore the issue of divergent threads, but has the opportunity to improve performance by marking branch points as uniform when the compiler or author can guarantee that the branch point is non-divergent.

#### 7.6. Semantics

The goal of the semantic description of an instruction is to describe the results in all cases in as simple language as possible. The semantics are described using C, until C is not expressive enough.

## 7.6.1. Machine-Specific Semantics of 16-bit Code

A PTX program may execute on a GPU with either a 16-bit or a 32-bit data path. When executing on a 32-bit data path, 16-bit registers in PTX are mapped to 32-bit physical registers, and 16-bit computations are "promoted" to 32-bit computations. This can lead to computational differences between code run on a 16-bit machine versus the same code run on a 32-bit machine, since the "promoted" computation may have bits in the high-order half-word of registers that are not present in 16-bit physical registers. These extra precision bits can become visible at the application level, for example, by a right-shift instruction.

At the PTX language level, one solution would be to define semantics for 16-bit code that is consistent with execution on a 16-bit data path. This approach introduces a performance penalty for 16-bit code executing on a 32-bit data path, since the translated code would require many additional masking instructions to suppress extra precision bits in the high-order half-word of 32-bit registers.

Rather than introduce a performance penalty for 16-bit code running on 32-bit GPUs, the semantics of 16-bit instructions in PTX is machine-specific. A compiler or programmer may chose to enforce portable, machine-independent 16-bit semantics by adding explicit conversions to 16-bit values at appropriate points in the program to guarantee portability of the code. However, for many performance-critical applications, this is not desirable, and for many applications the difference in execution is preferable to limiting performance.

# 7.7. Instructions

All PTX instructions may be predicated. In the following descriptions, the optional guard predicate is omitted from the syntax.

# 7.7.1. Integer Arithmetic Instructions

Integer arithmetic instructions operate on the integer types in register and constant immediate forms. The Integer arithmetic instructions are:

- add
- sub
- addc
- subc
- mul
- mad
- □ mul24
- mad24
- sad
- div
- rem
- abs
- neg
- min
- max

Table 20. Integer Arithmetic Instructions: add

add	Add two values
Syntax	<pre>add.type    d, a, b; add[.sat].s32    d, a, b;</pre>
Description	Performs addition and writes the resulting value into a destination register.
Semantics	d = a + b;
Notes	Saturation modifier:  .sat limits result to MININTMAXINT (no overflow) for the size of the operation.  Applies only to .s32 type.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>@p add.u32 x,y,z;    add.sat.s32 c,c,1;</pre>

Table 21. Integer Arithmetic Instructions: sub

sub	Subtract one value from another
Syntax	<pre>sub.type    d, a, b; sub[.sat].s32    d, a, b;</pre>
Description	Performs subtraction and writes the resulting value into a destination register.
Semantics	d = a - b;
Notes	Saturation modifier:  .sat limits result to MININTMAXINT (no overflow) for the size of the operation.  Applies only to .s32 type.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	sub.s32 c,a,b;

Instructions add.cc, addc, sub.cc, and subc reference an implicitly specified condition code register (CC) having a single carry flag bit (CC.CF) holding carry-in/carry-out or borrow-in/borrow-out. These instructions support extended-precision integer addition and subtraction. No other instructions access the condition code, and there is no support for setting, clearing, or testing the condition code.

Table 22. Integer Arithmetic Instructions: add.cc

add.cc	Add two values with carry-out
Syntax	add.cc.type d, a, b;
	.type = { .u32, .s32 };
Description	Performs 32-bit integer addition and writes the carry-out value into the condition code register.
Semantics	d = a + b;
	if .cc specified, carry-out written to CC.CF
Notes	No integer rounding modifiers.
	No saturation.
	Behavior is the same for unsigned and signed integers.
PTX ISA Notes	Introduced in PTX ISA version 1.2.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>@p add.cc.b32 x1,y1,z1; // extended-precision addition of</pre>
	<pre>@p addc.cc.b32 x2,y2,z2; // two 128-bit values</pre>
	<pre>@p addc.cc.b32 x3,y3,z3;</pre>
	<pre>@p addc.cc.b32 x4,y4,z4;</pre>

Table 23. Integer Arithmetic Instructions: addc

addc	Add two values with carry-in and optional carry-out
Syntax	addc[.cc].type d, a, b;
	.type = {.u32, .s32 };
Description	Performs 32-bit integer addition with carry-in and optionally writes the carry-out value into the condition code register.
Semantics	d = a + b + CC.CF;
	if .cc specified, carry-out written to CC.CF
Notes	No integer rounding modifiers.
	No saturation.
	Behavior is the same for unsigned and signed integers.
PTX ISA Notes	Introduced in PTX ISA version 1.2.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>@p add.cc.b32 x1,y1,z1; // extended-precision addition of</pre>
	<pre>@p addc.cc.b32 x2,y2,z2; // two 128-bit values</pre>
	@p addc.cc.b32 x3,y3,z3;
	<pre>@p addc.cc.b32 x4,y4,z4;</pre>

Table 24. Integer Arithmetic Instructions: sub.cc

sub.cc	Subract one value from another, with borrow-out
Syntax	sub.cc.type d, a, b;
	.type = { .u32, .s32 };
Description	Performs 32-bit integer subtraction and writes the borrow-out value into the condition code register.
Semantics	d = a - b;
	borrow-out written to CC.CF
Notes	No integer rounding modifiers.
	No saturation.
	Behavior is the same for unsigned and signed integers.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>@p sub.cc.b32 x1,y1,z1; // extended-precision subtraction</pre>
	@p subc.cc.b32 x2,y2,z2; // of two 128-bit values
	@p subc.cc.b32 x3,y3,z3;
	@p subc.cc.b32 x4,y4,z4;

# Table 25. Integer Arithmetic Instructions: subc

subc	Subtract one value from another, withborrow-in and optional borrow-out
Syntax	subc[.cc].type d, a, b;
	.type = {.u32, .s32 };
Description	Performs 32-bit integer subtraction with borrow-in and optionally writes the borrow-out value into the condition code register.
Semantics	d = a - (b + CC.CF);
	if .cc specified, borrow-out written to CC.CF
Notes	No integer rounding modifiers.
	No saturation.
	Behavior is the same for unsigned and signed integers.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	@p sub.cc.b32 x1,y1,z1; // extended-precision subtraction
	@p subc.cc.b32 x2,y2,z2; // of two 128-bit values
	@p subc.cc.b32 x3,y3,z3;
	@p subc.cc.b32 x4,y4,z4;

Table 26. Integer Arithmetic Instructions: mul

mul	Multiply two values
Syntax	<pre>mul[.hi,.lo,.wide].type d, a, b;</pre>
	.type = { .u16, .u32, .u64,
	.s16, .s32, .s64 };
Description	Compute the product of two values.
Semantics	t = a * b;
	n = bitwidth of type;
	d = t; // for .wide
	d = t<2n-1n>; // for .hi variant
	d = t < n-10>; // for .lo variant
Notes	The type of the operation represents the types of the <b>a</b> and <b>b</b> operands. If . <b>hi</b> or . <b>lo</b> is specified, then <b>d</b> is the same size as <b>a</b> and <b>b</b> , and either the upper or lower half of the result is written to the destination register. If . <b>wide</b> is specified, then <b>d</b> is twice as wide as <b>a</b> and <b>b</b> to receive the full result of the multiplication.
	The .wide suffix is supported only for 16- and 32-bit integer types.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mul.wide.s16 fa,fxs,fys; // 16*16 bits yields 32 bits
	mul.lo.s16 fa,fxs,fys; // 16*16 bits, save only the low 16 bits
	mul.wide.s32 z,x,y; // 32*32 bits, creates 64 bit result

Table 27. Integer Arithmetic Instructions: mad

mad	Multiply two values and add a third value
Syntax	mad[.hi,.lo,.wide].type d, a, b, c;
	mad.hi.sat.s32 d, a, b, c;
	.type = { .u16, .u32, .u64,
	.s16, .s32, .s64 };
Description	Multiplies two values and adds a third, and then writes the resulting value into a destination register.
Semantics	t = a * b;
	n = bitwidth of type;
	d = t + c; // for .wide
	d = t<2n-1n> + c; // for .hi variant
	d = t < n-10 > + c; // for .lo variant
Notes	The type of the operation represents the types of the <b>a</b> and <b>b</b> operands. If .hi or .lo is specified, then <b>d</b> and <b>c</b> are the same size as <b>a</b> and <b>b</b> , and either the upper or lower half of the result is written to the destination register. If .wide is specified, then <b>d</b> and <b>c</b> are twice as wide as <b>a</b> and <b>b</b> to receive the result of the multiplication.
	The .wide suffix is supported only for 16- and 32-bit integer types.
	Saturation modifier:
	.sat limits result to MININTMAXINT (no overflow) for the size of the operation. Applies only to .s32 type in .hi mode.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	@p mad.lo.s32 d,a,b,c;
	mad.lo.s32 r,p,q,r;

Table 28. Integer Arithmetic Instructions: mul24

mul24	Multiply two 24-bit integer values
Syntax	<pre>mul24[.hi,.lo].type d, a, b; .type = { .u32, .s32 };</pre>
Description	Compute the product of two 24-bit integer values held in 32-bit source registers, and return either the high or low 32-bits of the 48-bit result.
Semantics	<pre>t = a * b; d = t&lt;4716&gt;;</pre>
Notes	Integer multiplication yields a result that is twice the size of the input operands, i.e. 48-bits.  mul24.hi performs a 24x24-bit multiply and returns the high 32 bits of the 48-bit result.  mul24.lo performs a 24x24-bit multiply and returns the low 32 bits of the 48-bit result.  All operands are of the same type and size.  mul24.hi may be less efficient on machines without hardware support for 24-bit multiply.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mul24.lo.s32 d,a,b; // low 32-bits of 24x24-bit signed multiply.

Table 29. Integer Arithmetic Instructions: mad24

mad24	Multiply two 24-bit integer values and add a third value.
Syntax	<pre>mad24[.hi,.lo].type d, a, b, c; mad24.hi.sat.s32 d, a, b, c; .type = { .u32, .s32 };</pre>
Description	Compute the product of two 24-bit integer values held in 32-bit source registers, and add a third, 32-bit value to either the high or low 32-bits of the 48-bit result. Return either the high or low 32-bits of the 48-bit result.
Semantics	t = a * b;
	d = t<4716> + c; // for .hi variant
	d = t<310> + c;  // for .lo variant
Notes	Integer multiplication yields a result that is twice the size of the input operands, i.e. 48-bits.  mad24.hi performs a 24x24-bit multiply and adds the high 32 bits of the 48-bit result to a third value.  mad24.lo performs a 24x24-bit multiply and adds the low 32 bits of the 48-bit result to a third value.  All operands are of the same type and size.  Saturation modifier:  .sat limits result of 32-bit signed addition to MININTMAXINT (no overflow).  Applies only to .s32 type in .hi mode.  mad24.hi may be less efficient on machines without hardware support for 24-bit multiply.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mad24.lo.s32 d,a,b,c; // low 32-bits of 24x24-bit signed multiply.

Table 30. Integer Arithmetic Instructions: sad

sad	Sum of absolute differences.
Syntax	sad.type d, a, b, c;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Adds the absolute value of a-b to c and writes the resulting value into a destination register.
Semantics	d = c + ((a < b) ? b - a : a - b);
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	sad.s32 d,a,b,c;
	sad.u32 d,a,b,d; // running sum

## Table 31. Integer Arithmetic Instructions: div

div	Divide one value by another.
Syntax	div.type d, a, b;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Divides <b>a</b> by <b>b</b> , stores result in <b>d</b> .
Semantics	d = a / b;
Notes	Division by zero yields an unspecified, machine-specific value.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	div.s32 b,n,i;

# Table 32. Integer Arithmetic Instructions: rem

rem	The remainder of integer division.			
Syntax	rem.type d, a, b;			
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };			
Description	Divides <b>a</b> by <b>b</b> , store the remainder in <b>d</b> .			
Semantics	d = a % b;			
Notes	The behavior for negative numbers is machine-dependent and depends on whether divide rounds towards zero or negative infinity.			
PTX ISA Notes	Introduced in PTX ISA version 1.0.			
Target ISA Notes	Supported on all target architectures.			
Examples	rem.s32 x,x,8; // x = x%8;			

Table 33. Integer Arithmetic Instructions: abs

abs	Absolute value.					
Syntax	abs.type d, a;					
	.type = { .s16, .s32, .s64 };					
Description	Take the absolute value of <b>a</b> and store it in <b>d</b> .					
Semantics	d =  a ;					
Notes	Only for signed integers.					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	Supported on all target architectures.					
Examples	abs.s32 r0,a;					

Table 34. Integer Arithmetic Instructions: neg

neg	Arithmetic negate.				
Syntax	neg.type d, a;				
	.type = { .s16, .s32, .s64 };				
Description	Negate the sign of <b>a</b> and store the result in <b>d</b> .				
Semantics	d = -a;				
Notes	Only for signed integers.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	Supported on all target architectures.				
Examples	neg.s32 r0,a;				

Table 35. Integer Arithmetic Instructions: min

min	Find the minimum of two values.
Syntax	min.type d, a, b;
	.type = { .u16, .u32, .u64, .s16, .s32, .s64 };
Description	Store the minimum of <b>a</b> and <b>b</b> in <b>d</b> .
Semantics	d = (a < b) ? a : b; // Integer (signed and unsigned)
Notes	Signed and unsigned differ.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	min.s32 r0,a,b;
	@p min.u16 h,i,j;

# Table 36. Integer Arithmetic Instructions: max

max	Find the maximum of two values.
Syntax	max.type d, a, b;
	.type = { .u16, .u32, .u64,
	.s16, .s32, .s64 };
Description	Store the maximum of <b>a</b> and <b>b</b> in <b>d</b> .
Semantics	d = (a > b) ? a : b; // Integer (signed and unsigned)
Notes	Signed and unsigned differ.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	max.u32 d,a,b;
	max.s32 q,q,0;

# 7.7.2. Floating-Point Instructions

Floating-point instructions operate on .f32 and .f64 register operands and constant immediate values. The floating-point instructions are:

- add
- sub
- mul
- fma
- mad
- div
- abs
- neg
- min
- max
- □ rcp
- sqrt
- rsqrt
- sin
- cos
- ☐ lg2
- ex2

The following table summarizes floating-point instructions in PTX.

Table 37. Summary of Floating-Point Instructions

Instruction	.rn	.rz	.rm	.rp	.ftz	.sat	Notes
{add,sub,mul}.rnd.f32	✓	✓			✓	<b>√</b>	If no rounding modifier is specified, default is .rn and instructions may be folded into a multiply-add.
{add,sub,mul}.rnd.f64	<b>√</b>	✓	<b>✓</b>	✓			If no rounding modifier is specified, default is .rn and instructions may be folded into a multiply-add.
mad.f32					✓	✓	No rounding modifier.
{mad,fma}.rnd.f64	✓	✓	<b>✓</b>	✓			mad.f64 and fma.f64 are the same.
div.full.f32					✓		No rounding modifier.
{div,rcp,sqrt}.approx.f32					✓		
{div,rcp,sqrt}.rn.f64	<b>√</b>						
{abs,neg}.f32 {min,max}.f32	n/a	n/a	n/a	n/a	✓		
{abs,neg}.f64 {min,max}.f64	n/a	n/a	n/a	n/a			
rsqrt.approx.f32					✓		
rsqrt.approx.f64							
{sin,cos}.approx.f32 {lg2,ex2}.approx.f32					<b>√</b>		

Instructions that support rounding modifiers are IEEE-754 compliant. Double-precision instructions support subnormal inputs and results, but single-precision instructions flush subnormal inputs and results to zero. The optional .ftz modifier on single-precision instructions simply makes this default behavior explicit. Single-precision add, sub, mul, and mad support saturation of results to the range [0.0, 1.0], with NaNs being flushed to positive zero. NaN payloads are supported for double-precision instructions, but single-precision instructions return an unspecified NaN. Note that future implementations may support NaN payloads for single-precision instructions, so PTX programs should not rely on the specific single-precision NaNs being generated.

Table 38. Floating-Point Instructions: add

add	Add two values
Syntax	add[.rnd][.ftz][.sat].f32 d, a, b;
	add[.rnd].f64 d, a, b;
<b>5</b>	.rnd = { .rn, .rz, .rm, .rp };
Description	Performs addition and writes the resulting value into a destination register.
Semantics	d = a + b;
Notes	Rounding modifiers (default is .rn):  .rn mantissa LSB rounds to nearest even .rz mantissa LSB rounds towards zero .rm mantissa LSB rounds towards negative infinity .rp mantissa LSB rounds towards positive infinity  Subnormal numbers:  add.f64 supports subnormal numbers.  add.f32 flushes subnormal inputs and results to sign-preserving zero.  Saturation modifier:  add.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.  An add instruction with an explicit rounding modifier treated conservatively by the code optimizer. An add instruction with no rounding modifier defaults to round-to-nearest-even and may be optimized aggressively by the code optimizer. In particular, mul/add sequences with no rounding modifiers may be optimized to use fused-multiply-add instructions on the target device.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	add.f32 supported on all target architectures. add.f64 requires sm_13 or later.  Rounding modifiers have the following target requirements: .rn, .rz available for all targets
	.rm, .rp for add.f64, requires sm_13
_	for add.f32, unimplemented
Examples	<pre>@p add.rz.ftz.f32 f1,f2,f3;</pre>

Table 39. Floating-Point Instructions: sub

sub	Subtract one value from another								
Syntax	sub[.rnd][.ftz][.sat].f32 d, a, b;								
	sub[.rnd].f64 d, a, b;								
	.rnd = { .rn, .rz, .rm, .rp };								
Description									
Semantics	Performs subtraction and writes the resulting value into a destination register.								
	d = a – b;								
Notes	Rounding modifiers (default is .rn):  .rn mantissa LSB rounds to nearest even								
	.rz mantissa LSB rounds to hearest even								
	.rm mantissa LSB rounds towards negative infinity								
	.rp mantissa LSB rounds towards positive infinity								
	Subnormal numbers:								
	sub.f64 supports subnormal numbers.								
	sub.f32 flushes subnormal inputs and results to sign-preserving zero.								
	Saturation modifier:								
	sub.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.								
	,								
	A <b>sub</b> instruction with an explicit rounding modifier treated conservatively by the code optimizer. A <b>sub</b> instruction with no rounding modifier defaults to round-to-nearest-even and may be optimized aggressively by the code optimizer. In particular, <b>mul/sub</b> sequences with no rounding modifiers may be optimized to use fused-multiply-add instructions on the target device.								
PTX ISA Notes	Introduced in PTX ISA version 1.0.								
Target ISA Notes	sub.f32 supported on all target architectures.								
	sub.f64 requires sm_13 or later.								
	Rounding modifiers have the following target requirements:								
	.rn, .rz available for all targets								
	.rm, .rp for sub.f64, requires sm_13								
	for sub.f32, unimplemented								
Examples	sub.f32 c,a,b;								
	sub.rn.ftz.f32 f1,f2,f3;								

Table 40. Floating-Point Instructions: mul

mul	Multiply two values							
Syntax	mul[.rnd][.ftz][.sat].f32 d, a, b;							
	mul[.rnd].f64 d, a, b;							
	.rnd = { .rn, .rz, .rm, .rp };							
Description	Compute the product of two values.							
Semantics	d = a * b;							
Notes	For floating-point multiplication, all operands must be the same size.							
	To reading point manipulation, an operation made so the same size.							
	Rounding modifiers (default is .rn):							
	.rn mantissa LSB rounds to nearest even							
	.rz mantissa LSB rounds towards zero							
	.rm mantissa LSB rounds towards negative infinity							
	.rp mantissa LSB rounds towards positive infinity							
	Subnormal numbers:							
	mul.f64 supports subnormal numbers.							
	mul.f32 flushes subnormal inputs and results to sign-preserving zero.							
	Saturation modifier:							
	mul.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.							
	A <b>mul</b> instruction with an explicit rounding modifier treated conservatively by the code							
	optimizer. A <b>mul</b> instruction with no rounding modifier defaults to round-to-nearest-							
	even and may be optimized aggressively by the code optimizer. In particular, <b>mul/add</b>							
	and <b>mul/sub</b> sequences with no rounding modifiers may be optimized to use fused-multiply-add instructions on the target device.							
PTX ISA Notes	Introduced in PTX ISA version 1.0.							
Target ISA Notes	mul.f32 supported on all target architectures.							
	mul.f64 requires sm 13 or later.							
	·							
	Rounding modifiers have the following target requirements:							
	.rn, .rz available for all targets							
	.rm, .rp for mul.f64, requires sm_13							
	for mul.f32, unimplemented							
Examples	mul.ftz.f32 circumf,radius,pi // a single-precision multiply							

Table 41. Floating-Point Instructions: fma

fma	Fused multiply-add					
Syntax	fma.rnd.f64 d, a, b, c;					
	.rnd = { .rn, .rz, .rm, .rp };					
Description	Performs a fused multiply-add with no loss of precision in the intermediate product and addition.					
Semantics	d = a*b + c;					
Notes	fma.f64 computes the product of a and b to infinite precision and then adds c to this product, again in infinite precision. The resulting value is then rounded to double precision using the rounding mode specified by .rnd.  fma.f64 is the same as mad.f64.  Rounding modifiers (no default): .rn mantissa LSB rounds to nearest even .rz mantissa LSB rounds towards zero .rm mantissa LSB rounds towards negative infinity .rp mantissa LSB rounds towards positive infinity  Subnormal numbers:  fma.f64 supports subnormal numbers.					
PTX ISA Notes	fma.f64 introduced in PTX ISA version 1.4.					
Target ISA Notes	fma.f64 requires sm_13 or later.					
Examples	@p fma.rn.f64 d,a,b,c;					

Table 42. Floating-Point Instructions: mad

mad	Multiply two values and add a third value						
Syntax	mad[.rnd][.ftz][.sat].f32 d, a, b, c;						
	mad. <i>rnd</i> .f64 d, a, b, c;						
	.rnd = { .rn, .rz, .rm, .rp };						
Description	Multiplies two values and adds a third, and then writes the resulting value into a						
·	destination register.						
Semantics	d = a*b + c;						
Notes	mad.f32 computes the product of <b>a</b> and <b>b</b> at double precision, and then the mantissa is truncated to 23 bits, but the exponent is preserved. Note that this is different from computing the product with mul, where the mantissa can be rounded and the exponent will be clamped. The exception for mad.f32 is when <b>c</b> = +/-0.0, in that case mad.f32 is identical to the result computed using separate mul and add instructions. In future target devices, mad.f32 will be implemented as a fused multiply-add with greater precision, rounding modifiers, and IEEE 754 compliance. In this case, mad.f32 can produce slightly different numeric results and backward compatibility is not guaranteed in this case. For PTX ISA versions 1.x, mad.f32 is equivalent to mad.ftz.f32  mad.f64 computes the product of <b>a</b> and <b>b</b> to infinite precision and then adds <b>c</b> to this product, again in infinite precision. The resulting value is then rounded to double precision using the rounding mode specified by .rnd. Unlike mad.f32, the treatment of subnormal inputs and output follows IEEE 754 standard.  mad.f64 is the same as fma.f64.  Rounding modifiers (default is .rn): .rn mantissa LSB rounds to nearest even mantissa LSB rounds towards zero						
	.rm mantissa LSB rounds towards negative infinity						
	.rp mantissa LSB rounds towards positive infinity						
	Subnormal numbers:  mad.f64 supports subnormal numbers.  mad.f32 flushes subnormal inputs and results to sign-preserving zero.  Saturation modifier:  mad.sat.f32 clamps the result to [0.0, 1.0]. NaN results are flushed to +0.0f.						
PTX ISA Notes	Introduced in PTX ISA version 1.0.						
	In PTX ISA versions 1.4 and later, a rounding modifier is required for mad.f64. Legacy mad.f64 instructions having no rounding modifier will map to mad.rn.f64.						
Target ISA Notes	mad.f32 supported on all target architectures. mad.f64 requires sm_13 or later.  Rounding modifiers have the following target requirements:						
	.rn,.rz,.rm,.rp for mad.f64, requires sm_13 .rn,.rz,.rm,.rp for mad.f32, unimplemented						
Examples	@p mad.f32 d,a,b,c;						

Table 43. Floating-Point Instructions: div

div	Divide one value by another.					
Syntax	div.approx[.ftz].f32 d, a, b; // fast, approximate divide div.full[.ftz].f32 d, a, b; // full-range approximate divide div.rn.f64 d, a, b; // IEEE 754 compliant rounding					
Description	Divides <b>a</b> by <b>b</b> , stores result in <b>d</b> .					
Semantics	d = a / b;					
Notes	Single-precision divide:  div.approx.f32 implements a fast approximation to divide, computed as d = a * (1/b). For b in [2 <sup>-126</sup> , 2 <sup>126</sup> ], the maximum ulp error is 2.  div.full.f32 implements a relatively fast, full-range approximation that scales operands to achieve better accuracy, but is not fully IEEE 754 compliant and does not support rounding modifiers. The maximum ulp error is 2 across the full range of inputs.  Subnormal inputs and results are flushed to sign-preserving zero.  Fast, approximate division by zero creates a value of infinity (with same sign as a).  Double-precision divide:  div.rn.f64 implements an accurate divide with IEEE 754 compliant round-to-					
PTX ISA Notes	nearest-even. Subnormal numbers are supported.  div.f32 and div.f64 introduced in PTX ISA version 1.0.					
	Explicit modifiers .approx, .full, .ftz, and rounding introduced in PTX ISA version 1.4.  For PTX ISA version 1.4 and later, one of .approx, .full, or .rn is required.  For PTX ISA versions 1.0 through 1.3, div.f32 defaults to div.approx.ftz.f32, and div.f64					
	defaults to div.rn.f64.					
Target ISA Notes	div.f32 supported on all target architectures. div.f64 requires sm_13 or later.					
Examples	div.approx.ftz.f32 diam,circum,3.14159; div.full.ftz.f32 x, y, z; div.rn.f64 xd, yd, zd;					

Table 44. Floating-Point Instructions: abs

abs	Absolute value.					
Syntax	abs[.ftz].f32 d, a;					
	abs.f64 d, a;					
Description	Take the absolute value of <b>a</b> and store the result in <b>d</b> .					
Semantics	d =  a ;					
Notes	Subnormal numbers:  abs.f64 supports subnormal numbers.  abs.f32 flushes subnormal inputs and results to sign-preserving zero.  NaN inputs yield an unspecified NaN. Future implementations may comply with the IEEE 754 standard by preserving payload and modifying only the sign bit.					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	abs.f32 supported on all target architectures.					
	abs.f64 requires sm_13 or later.					
Examples	abs.ftz.f32 x,f0;					

Table 45. Floating-Point Instructions: neg

neg	Arithmetic negate.					
Syntax	neg[.ftz].f32 d, a; neg.f64 d, a;					
Description	Negate the sign of <b>a</b> and store the result in <b>d</b> .					
Semantics	d = -a;					
Notes	Subnormal numbers:  neg.f64 supports subnormal numbers.  neg.f32 flushes subnormal inputs and results to sign-preserving zero.  NaN inputs yield an unspecified NaN. Future implementations may comply with the IEEE 754 standard by preserving payload and modifying only the sign bit.					
PTX ISA Notes	Introduced in PTX ISA version 1.0.					
Target ISA Notes	neg.f32 supported on all target architectures. neg.f64 requires sm_13 or later.					
Examples	neg.ftz.f32 x,f0;					

# Table 46. Floating-Point Instructions: min

min	Find the minimum of two values.				
Syntax	min[.ftz].f32 d, a, b;				
	min.f64 d, a, b;				
Description	Store the minimum of <b>a</b> and <b>b</b> in <b>d</b> .				
Semantics	if (isNaN(a) && isNaN(b))	d = NaN;			
	else if (isNaN(a))	d = b;			
	else if (isNaN(b))	d = a;			
	else	d = (a < b) ? a : b;			
Notes	Subnormal numbers:  min.f64 supports subnormal numbers.  min.f32 flushes subnormal inputs and results to sign-preserving zero.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	min.f32 supported on all target architectures.				
	min.f64 requires sm_13 or later.				
Examples	@p min.ftz.f32 z,z,x;				
	min.f64 a,b,c;				

# Table 47. Floating-Point Instructions: max

max	Find the maximum of two values.				
Syntax	max[.ftz].f32 d, a, b;				
	max.f64 d, a, b;				
Description	Store the maximum of <b>a</b> and <b>b</b> in <b>d</b>				
Semantics	if (isNaN(a) && isNaN(b))	d = NaN;			
	else if (isNaN(a))	d = b;			
	else if (isNaN(b))	d = a;			
	else	d = (a > b) ? a : b;			
Notes	Subnormal numbers:  max.f64 supports subnormal numbers.  max.f32 flushes subnormal inputs and results to sign-preserving zero.				
PTX ISA Notes	Introduced in PTX ISA version 1.0.				
Target ISA Notes	max.f32 supported on all target architectures.				
	max.f64 requires sm_13 or later.				
Examples	max.ftz.f32 f0,f1,f2;				
	max.f64 a,b,c;				

Table 48. Floating-Point Instructions: rcp

rcp	Take the reciproo	Take the reciprocal of a value.			
Syntax	rcp.approx[.ftz].f32 d, a; // fast, approximate reciprocal				
	rcp.rn.f64	(	d, a; /	/ IEEE	754 compliant rounding
Description	Compute 1/a, sto	re result in <b>d</b> .			
Semantics	d = 1/a;				
Notes	rcp.approx.f32 i	mplements a	fast approx	dimation t	o reciprocal.
	Inp	ut Res	ult		
	-In	f -0.	.0		
	-subno	rmal -Ir	nf		
	-0.0	) -Ir	nf		
	+0.	0 +lı	nf		
	+subno	rmal +l	nf		
	+In	f +0	.0		
	Nal	N Na	N		
	The maximum absolute error is $2^{23.0}$ over the range 1.0-2.0.				
	Subnormal inputs and results are flushed to sign-preserving zero.				
	rcp.rn.f64 implements an accurate reciprocal with IEEE 754 compliant round-to-				
	nearest-even. Subnormal numbers are supported.				
PTX ISA Notes	rcp.f32 and rcp.f64 were introduced in PTX ISA version 1.0. rcp.rn.f64 and explicit modifiers .approx and .ftz were introduced in PTX ISA version 1.4.				
	For PTX ISA version 1.4 and later, the .approx and .rn modifiers are required.				
	For PTX ISA versions 1.0 through 1.3, rcp.f32 defaults to rcp.approx.ftz.f32, and rcp.f64 defaults to rcp.rn.f64.				
Target ISA Notes	rcp.f32 supported on all target architectures.				
	rcp.f64 requires	sm_13 or late	r.		
Examples		x.ftz.f32	ri,r;		
	rcp.rn.f6	4	xi,x;		

Table 49. Floating-Point Instructions: sqrt

sqrt	Take the square root of a value.						
Syntax	sqrt.approx[.ftz].f32 d, a; // fast, approximate square root						
	sqrt.r	n.f64	d, a	; // IEEE 754 compliant rounding			
Description	Compute	e sqrt(a); store	in <b>d</b> .				
Semantics	d = sq	rt(a);					
Notes	sqrt.app	orox.f32 implem	nents a fast a	pproximation to square root.			
		Input	Result				
		-Inf	NaN				
		-normal	NaN				
		-subnormal	-0.0				
		-0.0	-0.0				
		+0.0	+0.0				
		+subnormal	+0.0				
		+Inf	+Inf				
		NaN NaN					
	The maximum absolute error for sqrt.f32 is TBD.						
	Subnormal inputs and results are flushed to sign-preserving zero.						
	sgrt.f64 implements an accurate reciprocal with IEEE 754 compliant round-to-nearest-						
	even. Subnormal numbers are supported.						
PTX ISA Notes	sqrt.f32 and sqrt.f64 were introduced in PTX ISA version 1.0. sqrt.rn.f64 and explicit modifiers .approx and .ftz were introduced in PTX ISA version 1.4.						
	For PTX ISA version 1.4 and later, the .approx and .rn modifiers are required.						
	For PTX ISA versions 1.0 through 1.3, sqrt.f32 defaults to sqrt.approx.ftz.f32, and sqrt.f64 defaults to sqrt.rn.f64.						
Target ISA Notes	sqrt.f32 supported on all target architectures.						
	sqrt.f64	requires sm_13	3 or later.				
Examples	sqrt.approx.ftz.f32 r,x;						
	sq:	rt.rn.f64	r,	х;			

Table 50. Floating-Point Instructions: rsqrt

rsqrt	Take the reciprocal of the square root of a value.				
Syntax	rsqrt.approx[.ftz].f32 d, a;				
		rsqrt.approx.f64 d, a;			
Description	Compute 1/sqrt(a); stor	e the result i	n <b>d</b>		
Semantics	d = 1/sqrt(a);				
Notes	rsqrt.approx implemen	nts an approx	imation to the reciprocal square root.		
			-		
	Input	Result			
	-Inf	NaN			
	-normal	NaN			
	-subnormal	-Inf			
	-0.0	-Inf			
	+0.0	+Inf			
	+subnormal	+Inf			
	+Inf	+0.0			
	NaN	NaN			
	The maximum absolute error for rsqrt.f32 is 2 <sup>-22.4</sup> over the range 1.0-4.0.  The maximum absolute error for rsqrt.f64 is TBD.  Subnormal numbers:  rsqrt.f64 supports subnormal numbers. rsqrt.f32 flushes subnormal inputs and results to sign-preserving zero.  Note that rsqrt.f64 is emulated in software and is relatively slow.				
PTX ISA Notes	rsqrt.f32 and rsqrt.f64 were introduced in PTX ISA version 1.0. Explicit modifiers approx and .ftz were introduced in PTX ISA version 1.4.				
	For PTX ISA version 1.4 and later, the .approx modifier is required. For PTX ISA versions 1.0 through 1.3, rsqrt.f32 defaults to rsqrt.approx.ftz.f32, and rsqrt.f64 defaults to rsqrt.approx.f64.				
Target ISA Notes	rsqrt.f32 supported on all target architectures. rsqrt.f64 requires sm_13 or later.				
Examples	rsqrt.approx. rsqrt.approx.		lsr, x; ISR, X;		

Table 51. Floating-Point Instructions: sin

sin	Find the sine of a value.					
Syntax	sin.approx[.ftz].f32 d, a;					
Description	Find the	sine of the ang	le <b>a</b> (in radia:	ns).		
Semantics	d = si	n(a);				
Floating-Point Notes	sin.appr	ox.f32 impleme	ents a fast ap	pproximation to sine.		
		Input	Result			
		-Inf	NaN			
		-subnormal	-0.0			
		-0.0	-0.0			
		+0.0	+0.0			
		+subnormal	+0.0			
		+Inf	NaN			
		NaN	NaN			
	The maximum absolute error is 2 <sup>-20.9</sup> in quadrant 00. Subnormal inputs and results are flushed to sign-preserving zero.					
PTX ISA Notes	sin.f32 introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.					
	For PTX ISA version 1.4 and later, the .approx modifier is required. For PTX ISA versions 1.0 through 1.3, sin.f32 defaults to sin.approx.ftz.f32.					
Target ISA Notes	Supporte	Supported on all target architectures.				
Examples	si	n.approx.ftz	z.f32 sa,	a;		

Table 52. Floating-Point Instructions: cos

cos	Find the cosine of a value.						
Syntax	cos.approx[.ftz].f32 d, a;						
Description	Find the	cosine of the a	ngle <b>a</b> (in rad	lians).			
Semantics	d = cos	s(a);					
Notes	cos.app	rox.f32 implem	ents a fast a	pproximation to cosine.			
				-			
		Input	Result				
		-Inf	NaN				
		-subnormal	+1.0				
		-0.0	+1.0				
		+0.0	+1.0				
		+subnormal	+1.0				
		+Inf NaN					
	NaN NaN						
	The maximum absolute error is 2 <sup>-20.9</sup> in quadrant 00.						
	Subnormal inputs and results are flushed to sign-preserving zero.						
PTX ISA Notes	cos.f32 introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.						
	For PTX ISA version 1.4 and later, the .approx modifier is required.						
	For PTX ISA versions 1.0 through 1.3, cos.f32 defaults to cos.approx.ftz.f32.						
Target ISA Notes	Supporte	ed on all target a	architectures				
Examples	CO	s.approx.ftz	.f32 sa,	a;			

Table 53. Floating-Point Instructions: Ig2

lg2	Find the	Find the log, base 2, of a value.		
Syntax	lg2.approx[.ftz].f32 d, a;			
Description	Determin	Determine the log₂ of <b>a</b> .		
Semantics	d = 100	g(a)/log(2);	;	
Notes	lg2.appı	ox.f32 impleme	ents a fast ap	proximation to log <sub>2</sub> ( <b>a</b> ).
				1
		Input	Result	
		-Inf	NaN	
		-subnormal	-Inf	
		-0.0	-Inf	
		+0.0	-Inf	
		+subnormal	-Inf	
		+Inf	+Inf	
		NaN	NaN	
	The maximum absolute error is 2 <sup>-22.6</sup> for mantissa.			
	Subnormal inputs and results are flushed to sign-preserving zero.			
PTX ISA Notes	<b>Ig2.f32</b> introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.			
	For PTX ISA version 1.4 and later, the .approx modifier is required.			
	For PTX ISA versions 1.0 through 1.3, lg2.f32 defaults to lg2.approx.ftz.f32.			
Target ISA Notes	Supported on all target architectures.			
Examples	lg:	2.approx.ftz	z.f32 sa,	a;

Table 54. Floating-Point Instructions: ex2

ex2	Find the base-2 exponential of a value.			
Syntax	ex2.approx[.ftz].f32 d, a;			
Description	Raise 2	Raise 2 to the power <b>a</b> .		
Semantics	d = 2	^ a;		
Notes	ex2.app	rox.f32 implem	ents a fast ap	oproximation to 2 <sup>a</sup> .
				1
		Input	Result	
		-Inf	+0.0	
		-subnormal	+1.0	
		-0.0	+1.0	
		+0.0	+1.0	
		+subnormal	+1.0	
		+Inf	+Inf	
		NaN	NaN	
	, ————————————————————————————————————			
	The maximum absolute error is 2 <sup>-22.5</sup> for fraction in the primary range.			
				shed to sign-preserving zero.
PTX ISA Notes	<b>ex2.f32</b> introduced in PTX ISA version 1.0. Explicit modifiers .approx and .ftz introduced in PTX ISA version 1.4.			
	For PTX ISA version 1.4 and later, the .approx modifier is required.			
	For PTX ISA versions 1.0 through 1.3, ex2.f32 defaults to ex2.approx.ftz.f32.			
Target ISA Notes	Supported on all target architectures.			
Examples	exi	2.approx.ftz	z.f32 sa,	a;

73

# 7.7.3. Comparison and Selection Instructions

The	e comparison select instructions are:
	set
	setp
	selp
	slct

As with single-precision floating-point instructions, the set, setp, and slct instructions flush single-precision subnormal inputs to sign-preserving zero. An optional .ftz modifier is provided to explicitly indicate this behavior.

Table 55. Comparison and Selection Instructions: set

set	Compare two numeric values with a relational operator, and optionally combine this result with a predicate value by applying a Boolean operator.
Syntax	<pre>set.CmpOp[.ftz].dtype.stype</pre>
	.s16, .s32, .s64, .f32, .f64 };
Description	Compares two numeric values and optionally combines the result with another predicate value by applying a Boolean operator. If this result is True, 1.0f is written for floating-point destination types, and 0xFFFFFFFF is written for integer destination types. Otherwise, 0x000000000 is written.  The comparison operator is a suffix on the instruction, and can be one of: eq, ne, lt, le, gt, ge lo, ls, hi, hs equ, neu, ltu, leu, gtu, geu
	num, nan
	The Boolean operator <b>BoolOp(A,B)</b> is one of: <b>and, or, xor</b> .
Semantics	<pre>t = (a CmpOp b) ? 1 : 0; if (isFloat(dtype))   d = BoolOp(t, c) ? 1.0f : 0x00000000; else   d = BoolOp(t, c) ? 0xFFFFFFFF : 0x00000000;</pre>
Integer Notes	The signed and unsigned comparison operators are eq, ne, lt, le, gt, ge.
	For unsigned values, the comparison operators $lo$ , $ls$ , $hi$ , and $hs$ for lower, lower-or-same, higher, and higher-or-same may be used instead of $lt$ , $le$ , $gt$ , $ge$ , respectively.
	The untyped, bit-size comparisons are eq and ne.
Floating Point Notes	The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false.  To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts.
	If either operand is NaN, then the result of these comparisons is true.
	$\tt num$ returns true if both operands are numeric values (not NaN), and $\tt nan$ returns true if either operand is NaN.
	Single-precision subnormal inputs are flushed to sign-preserving zero. An optional .ftz modifier is provided to explicitly indicate this behavior. Modifier .ftz applies only to .f32 comparisons.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	set with .f64 source type requires sm_13.
Examples	<pre>@p set.lt.and.f32.s32 d,a,b,r;     set.eq.u32.u32 d,i,n;</pre>

Table 56. Comparison and Selection Instructions: setp

	Compare two numeric values with a relational energias, and (entianally) combine this		
setp	Compare two numeric values with a relational operator, and (optionally) combine this result with a predicate value by applying a Boolean operator.		
Syntax	setp.CmpOp[.ftz].type p[ q], a, b;		
	setp.CmpOp.BoolOp[.ftz].type p[ q], a, b, [!]c;		
	.type = { .b16, .b32, .b64,		
	.u16, .u32, .u64,		
	.s16, .s32, .s64,		
	.f32, .f64 };		
Description	Compares two values and combines the result with another predicate value by applying a Boolean operator. This result is written to the first destination operand. A related value computed using the complement of the compare result is written to the second destination operand.		
	Applies to all numeric types. The destinations <b>p</b> and <b>q</b> must be . <b>pred</b> variables.		
	The comparison operator is a suffix on the instruction, and can be one of:		
	eq, ne, lt, le, gt, ge		
	lo, ls, hi, hs equ, neu, ltu, leu, gtu, geu		
	num, nan		
	The Boolean operator <b>BoolOp(A,B)</b> is one of: <b>and</b> , <b>or</b> , <b>xor</b> .		
Semantics	t = (a CmpOp b) ? 1 : 0;		
	<pre>p = BoolOp(t, c); q = BoolOp(!t, c);</pre>		
Integer Notes			
integer Notes	The signed and unsigned comparison operators are eq, ne, lt, le, gt, ge.		
	For unsigned values, the comparison operators $lo$ , $ls$ , $hi$ , and $hs$ for lower, lower-or-same, higher, and higher-or-same may be used instead of $lt$ , $le$ , $gt$ , $ge$ , respectively.		
	The untyped, bit-size comparisons are eq and ne.		
Floating Point Notes	The ordered comparisons are eq, ne, lt, le, gt, ge. If either operand is NaN, the result is false.		
	To aid comparison operations in the presence of NaN values, unordered versions are included: equ, neu, ltu, leu, gtu, geu. If both operands are numeric values (not NaN), then these comparisons have the same result as their ordered counterparts. If either operand is NaN, then the result of these comparisons is true.		
	num returns true if both operands are numeric values (not NaN), and nan returns true if either operand is NaN.		
	Single-precision subnormal inputs are flushed to sign-preserving zero. An optional .ftz modifier is provided to explicitly indicate this behavior. Modifier .ftz applies only to .f32 comparisons.		
PTX ISA Notes	Introduced in PTX ISA version 1.0.		
Target ISA Notes	setp with .f64 source type requires sm_13 or later.		
Examples	setp.lt.and.s32 p q,a,b,r;		
	@q setp.eq.u32 p,i,n;		

Table 57. Comparison and Selection Instructions: selp

selp	Select between source operands, based on the value of the predicate source operand.
Syntax	selp.type d, a, b, c;
	.type = { .b16, .b32, .b64,
Description	Conditional selection. If <b>c</b> is True, <b>a</b> is stored in <b>d</b> , <b>b</b> otherwise. Operands <b>d</b> , <b>a</b> , and <b>b</b> must be of the same type. Operand <b>c</b> is a predicate.
Semantics	d = (c == 1) ? a : b;
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	selp.f64 requires sm_13 or later.
Examples	selp.s32 r0,r,g,p;
	@q selp.f32 f0,t,x,xp;

Table 58. Comparison and Selection Instructions: slct

slct	Select one source operand, based on the sign of the third operand.	
Syntax	slct.dtype.s32 d, a, b, c; slct[.ftz].dtype.f32 d, a, b, c;	
	.dtype = { .b16, .b32, .b64,	
Description	Conditional selection. If $\mathbf{c} \ge 0$ , $\mathbf{a}$ is stored in $\mathbf{d}$ , otherwise $\mathbf{b}$ is stored in $\mathbf{d}$ . Operands $\mathbf{d}$ , $\mathbf{a}$ , and $\mathbf{b}$ are treated as a <b>bitsize</b> type of the same width as the first instruction type; operand $\mathbf{c}$ must match the second instruction type. The selected input is copied to the output without modification.	
Semantics	d = (c >= 0) ? a : b;	
Floating Point Notes	For <b>.f32</b> comparisons, negative zero equals zero.  If operand <b>c</b> is a subnormal number, it is flushed to sign-preserving zero and operand <b>a</b> is selected. An optional .ftz modifier is provided to explicitly indicate this behavior.	
	If operand <b>c</b> is NaN, the comparison is unordered and operand <b>b</b> is selected.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	slct.f64 requires sm_13 or later.	
Examples	slct.u32.s32 x, y, z, val; slct.ftz.u64.f32 A, B, C, fval;	

# 7.7.4. Logic and Shift Instructions

The logic and shift instructions are fundamentally untyped, performing bit-wise operations on operands of any type, provided the operands are of the same size. This permits bit-wise operations on floating point values without having to define a union to access the bits. Instructions and, or, xor, and not also operate on predicates.

The logical shift instructions are:

- or
- xor
- not
- cnot
- shl
- shr

Table 59. Logic and Shift Instructions: and

and	Bitwise AND.		
Syntax	and.type d, a, b;		
	1 (		
	.type = { .pred, .b16, .b32, .b64 };		
Description	Compute the bit-wise <b>and</b> operation for the bits in <b>a</b> and <b>b</b> .		
Semantics	d = a & b;		
Notes	The size of the operands must match, but not necessarily the type.		
	Allowed types include predicate registers.		
PTX ISA Notes	Introduced in PTX ISA version 1.0.		
Target ISA Notes	Supported on all target architectures.		
Examples	and.b32 x,q,r;		
	and.b32 sign,fpvalue,0x80000000;		

Table 60. Logic and Shift Instructions: or

or	Bitwise <b>OR</b> .		
Syntax	or.type d, a, b;		
	.type = { .pred, .b16, .b32, .b64 };		
Description	Compute the bit-wise <b>or</b> operation for the bits in <b>a</b> and <b>b</b> .		
Semantics	d = a   b;		
Notes	The size of the operands must match, but not necessarily the type.		
	Allowed types include predicate registers.		
PTX ISA Notes	Introduced in PTX ISA version 1.0.		
Target ISA Notes	Supported on all target architectures.		
Examples	or.b32 mask mask,0x00010001		
	or.pred p,q,r;		

Table 61. Logic and Shift Instructions: xor

xor	Bitwise exclusive-OR (inequality).
Syntax	xor.type d, a, b;
	.type = { .pred, .b16, .b32, .b64 };
Description	Compute the bit-wise <b>exclusive-or</b> operation for the bits in <b>a</b> and <b>b</b> .
Semantics	d = a ^ b;
Notes	The size of the operands must match, but not necessarily the type. Allowed types include predicate registers.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	xor.b32 d,q,r; xor.b16 d,x,0x0001;

# Table 62. Logic and Shift Instructions: not

not	Bitwise negation; one's complement.
Syntax	not.type d, a;
	.type = { .pred, .b16, .b32, .b64 };
Description	Invert the bits in a.
Semantics	d = ~a;
Notes	The size of the operands must match, but not necessarily the type.  Allowed types include predicates.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	<pre>not.b32 mask,mask; not.pred p,q;</pre>

# Table 63. Logic and Shift Instructions: cnot

cnot	C/C++ style logical negation.
Syntax	cnot.type d, a;
	.type = { .b16, .b32, .b64 };
Description	Compute the logical negation using C/C++ semantics.
Semantics	d = (a==0) ? 1 : 0;
Notes	The size of the operands must match, but not necessarily the type.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	cnot.b32 d,a;

Table 64. Logic and Shift Instructions: shl

shl	Shift bits left, zero-fill on right.
Syntax	shl.type d, a, b;
	.type = { .b16, .b32, .b64 };
Description	Shift <b>a</b> left by the amount specified by unsigned 32-bit value in <b>b</b> .
Semantics	d = a << b;
Notes	Shift amounts greater than the register width <b>N</b> are clamped to <b>N</b> .  The sizes of the destination and first source operand must match, but not necessarily the type. The <b>b</b> operand must be a 32-bit value, regardless of the instruction type.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	shl.b32 q,a,2;

# Table 65. Logic and Shift Instructions: shr

shr	Shift bits right, sign or zero fill on left.
Syntax	shr.type d, a, b;
	$.type = { .b16, .b32, .b64, }$
	.u16, .u32, .u64,
	.s16, .s32, .s64 };
Description	Shift <b>a</b> right by the amount specified by unsigned 32-bit value in <b>b</b> . Signed shifts fill with the sign bit, unsigned and untyped shifts fill with 0.
Semantics	$d = a \gg b$ ;
Notes	Shift amounts greater than the register width <b>N</b> are clamped to <b>N</b> .
	The sizes of the destination and first source operand must match, but not necessarily
	the type. The <b>b</b> operand must be a 32-bit value, regardless of the instruction type.
	Bit-size types are included for symmetry with SHL.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	shr.u16 c,a,2;
	shr.s32 i,i,1;
	shr.b16 k,i,j;

## 7.7.5. Data Movement and Conversion Instructions

These instructions copy data from place to place, and from state space to state space, possibly converting it from one format to another. mov, ld, and st operate on both scalar and vector types.

The Data Movement and Conversion Instructions are:

- mov
- Id
- st
- cvt

Table 66. Data Movement and Conversion Instructions: mov

mov	Set a register variable with the value of a register variable or an immediate value.
Syntax	<pre>mov.type d, a; mov.type d, sreg; mov.type d, avar;</pre>
	.s16, .s32, .s64, .f32, .f64 };
Description	Write register <b>d</b> with the value of <b>a</b> .  Operand <b>a</b> may be a register, special register, immediate, variable in an addressable memory space, label, or function name.
Semantics	<pre>d = a; d = sreg; d = &amp;avar d = &amp;label</pre>
Notes	Although only predicate and bit-size types are required, we include the arithmetic types for the programmer's convenience: their use enhances program readability and allows additional type checking.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	mov.f64 requires sm_13 or later.
Examples	mov.f32 d,a; mov.u16 u,v; mov.f32 k,0.1; mov.u32 ptr, A; // move address of A into ptr mov.u32 ptr, A[5]; // move address of A[5] into ptr mov.b32 addr, myFunc; // get address of myFunc

Table 67. Data Movement and Conversion Instructions: mov

mov	Move vector-to-scalar (pack) or scalar-to-vector	r (unpack).
Syntax	mov.type d, a;	
	( ) 16   120   164	
	.type = { .b16, .b32, .b64 };	
Description	Write scalar register <b>d</b> with the packed value of <b>d</b> with the unpacked values from scalar register	
	For bit-size types, mov may be used to pack ve unpack sub-fields of a scalar register into a vec and the size of the scalar must match the size of	tor. Both the overall size of the vector
Semantics	$d = a.x \mid (a.y << 8)$	// pack two 8-bit elements into .b16
	$d = a.x \mid (a.y << 8) \mid (a.z << 16) \mid (a.w << 24)$	// pack four 8-bit elements into .b32
	d = a.x   (a.y << 16)	// pack two 16-bit elements into .b32
	$d = a.x \mid (a.y << 16) \mid (a.z << 32) \mid (a.w << 48)$	// pack four 16-bit elements into .b64
	d = a.x   (a.y << 32)	// pack two 32-bit elements into .b64
	$\{ d.x, d.y \} = \{ a[07], a[815] \}$	// unpack 8-bit elements from .b16
	$\{d.x, d.y, d.z, d.w\} =$	
	{ a[07], a[815], a[1623], a[2431] }	// unpack 8-bit elements from .b32
	$\{d.x, d.y\} = \{a[015], a[1631]\}$	// unpack 16-bit elements from .b32
	$\{ d.x, d.y, d.z, d.w \} =$	
	{ a[015], a[1631], a[3247], a[4863] }	// unpack 16-bit elements from .b64
	{ d.x, d.y } = { a[031], a[3263] }	// unpack 32-bit elements from .b64
Release Notes	For pack and unpack bit-size moves, only {.b16 moves are implemented.	s,.b16}-tob32 and .b32-to-{.b16,.b16}
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	mov.b32 %r1,{a,b}; // a,b ha	ve type .u16
•	mov.b64 {lo,hi}, %x; // %x is	

Table 68. Data Movement and Conversion Instructions: Id

ld	Load a register variable from an addressable state space variable.
Syntax	<pre>ld.space.type d,[a];</pre>
	<pre>ld.volatile.space.type d,[a];</pre>
	<pre>.space = { .const, .global, .local, .param, .shared }; .vec = { .v2, .v4 }; .type = { .b8, .b16, .b32, .b64,</pre>
	.u8, .u16, .u32, .u64, .s8, .s16, .s32, .s64, .f32, .f64 };
Description	Load register variable d from the location specified by the source address operand a.
	The addressable operand a is one of:
	[avar] the name of an addressable variable var,
	[areg] a register reg containing a byte address,
	[areg+immOff] a sum of register reg containing a byte address plus a constant integer
	byte offset (signed, 32-bit), or
	[immAddr] an immediate absolute byte address (unsigned, 32-bit).
	The address must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space address width for the target architecture.
	The instruction must carry a .space suffix. A register containing an address may be declared as a bit-size type or integer type.
	Id.volatile may be used with .global and .shared spaces to inhibit optimization of references to volatile memory. This may be used, for example, to enforce sequential consistency between threads accessing shared memory.
Semantics	d = a; // named variable a
	d = *a; // register
	<pre>d = *(a+immOff);  // register-plus-offset</pre>
	<pre>d = *(immAddr);  // immediate address</pre>
Notes	Destination <b>d</b> must be in the <b>.reg</b> state space.
	A destination register wider than the specified type may be used. The value loaded is sign-extended to the destination register width for signed integers, and is zero-extended to the destination register width for unsigned and bit-size types.
	.f16 data may be loaded using ld.b16, and then converted to .f32 or .f64 using cvt.
PTX ISA Notes	Id introduced in PTX ISA version 1.0. Id.volatile introduced in PTX ISA version 1.1.
Target ISA Notes	Id.f64 requires sm_13 or later.
Examples	ld.global.f32 d,[a];
	ld.shared.v4.b32 Q,[p];
	ld.const.s32 d,[p+4];
	ld.local.b32 x,[p+-8]; // negative offset
	ld.local.b64 x,[240]; // immediate address
	ld.global.b16 %r,[fs]; // load .f16 data into 32-bit reg
	cvt.f32.f16 %r,%r; // up-convert f16 data to f32

Table 69. Data Movement and Conversion Instructions: st

st	Store a register variable to an addressable state space variable.
Syntax	st. space.type [d],a; // store to address
Cymux	st.space.vec.type [d],a; // score to address st.space.vec.type [d],a; // vector store to address
	st.volatile.space.type [d],a; // store to address st.volatile.space.vec.type [d],a; // vector store to address
	st.volatile.space.vec.type [d],a; // vector store to address
	gnago = ( global logal ghared ).
	<pre>.space = {.global, .local, .shared }; .vec = { .v2, .v4 };</pre>
	.type = { .b8, .b16, .b32, .b64,
	.u8, .u16, .u32, .u64, .s8, .s16, .s32, .s64,
	.f32, .f64 };
Description	Store the value of register variable <b>a</b> in the location specified by the destination address
2000	operand <b>d</b> .
	The addressable operand <b>d</b> is one of:
	[var] the name of an addressable variable var,
	[reg] a register reg containing a byte address,
	[reg+immOff] a sum of register reg containing a byte address plus a constant integer byte offset (signed, 32-bit), or
	[immAddr] an immediate absolute byte address (unsigned, 32-bit).
	[
	The address must be naturally aligned to a multiple of the access size. If an address is
	not properly aligned, the resulting behavior is undefined; i.e., the access may proceed
	by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.
	instruction may fault.
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the
	specified width as needed, and truncated if the register width exceeds the state space
	address width for the target architecture.
	The instruction must carry a .space suffix. A register containing an address may be declared as a bit-size type or integer type.
	st.volatile may be used with .global and .shared spaces to inhibit optimization of
	references to volatile memory. This may be used, for example, to enforce sequential
	consistency between threads accessing shared memory.
Semantics	d = a; // named variable d
	<pre>*d = a;</pre>
	*(immAddr) = a; // immediate address
Notes	Operand a must be in the .reg state space.
	A source register wider than the specified type may be used. The lower <b>n</b> bits
	corresponding to the instruction-type width are stored to memory.
	.f16 data resulting from a cvt instruction may be stored using st.b16.
PTX ISA Notes	st introduced in PTX ISA version 1.0. st.volatile introduced in PTX ISA version 1.1.
Target ISA Notes	st.f64 requires sm_13 or later.
Examples	st.global.f32 [d],a;
	st.local.b32 [q+4],a;
	st.global.v4.s32 [p],Q;
	st.local.b32 [q+-8],a; // negative offset
	st.local.s32 [100],r7; // immediate address
	cvt.f16.f32 %r,%r; // %r is 32-bit register
	0.0.110.127 01, 01, 01 13 37_DIC LEGISCEL
	st.b16 [fs],%r; // store lower 16 bits

Table 70. Data Movement and Conversion Instructions: cvt

cvt	Convert a value from one type to another.	
	77	
Syntax	<pre>cvt[.rnd][.ftz][.sat].dtype.atype d, a;</pre>	
	.dtype = .atype = { .u8, .u16, .u32, .u64,	
	.s8, .s16, .s32, .s64,	
	.f16, .f32, .f64 };	
Description	Convert between different types and sizes.	
Semantics	<pre>d = convert(a);</pre>	
Integer Notes	Integer rounding is required for float-to-integer conversions, and for same-size float-to-float conversions where the value is rounded to an integer. Integer rounding is illegal in all other instances.	
	Integer rounding modifiers:  .rni round to nearest integer, choosing even integer if source is equidistant between two integers.	
	.rzi round to nearest integer in the direction of zero	
	.rmi round to nearest integer in direction of negative infinity	
	.rpi round to nearest integer in direction of positive infinity	
	For float-to-integer conversions and same-size float-to-float conversions with integer rounding, single-precision subnormal inputs are flushed to sign-preserving zero provided the destination type is not .u64 or .s64. The optional .ftz modifier may be specified in these cases for clarity. This restriction to nonu64/.s64 types is considered an errata and may be fixed in future versions of PTX.	
	Saturation modifier:	
	<ul> <li>.sat For integer destination types, .sat limits the result to MININTMAXINT for the size of the operation. Note that saturation applies to both signed and unsigned integer types.</li> </ul>	
	Saturation is illegal for small-to-large integer-to-integer conversions, except for the signed-to-unsigned case.	
	For float-to-integer conversions, the result is clamped to the destination range by default; i.e, <b>.sat</b> is redundant.	
Floating Point Notes	Floating-point rounding is required for float-to-float conversions that result in loss of precision, and for integer-to-float conversions. Floating-point rounding is illegal in all other instances.	
	Floating-point rounding modifiers:	
	.rn mantissa LSB rounds to nearest even	
	.rz mantissa LSB rounds towards zero	
	.rm mantissa LSB rounds towards negative infinity	
	.rp mantissa LSB rounds towards positive infinity	
	A floating-point value may be rounded to an integral value using the integer rounding modifiers (see Integer Notes). The operands must be of the same size. The result is an integral value, stored in floating-point format.	
	Subnormal numbers: Single-precision subnormal inputs and results are flushed to sign-preserving zero, provided neither source nor destination type is .f64. More specifically, flush-to-zero behavior applies to cvt.f32.f16, cvt.f16.f32, and cvt.f32.f32. The optional .ftz modifier may be specified in these cases for clarity. This restriction to nonf64 types is considered an errata and may be fixed in future versions of PTX.	

### Chapter 7: Instruction Set

	Saturation modifier:	
	.sat For floating-point destination types, .sat limits the result to the range [0.0, 1.0]. NaN results are flushed to positive zero. Applies to .f16, .f32, and .f64 types.	
Notes	Registers wider than the specified source or destination types may be used.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	cvt to or from .f64 requires sm_13 or later.	
Examples	cvt.f32.s32 f,i;	
	cvt.s32.f64 j,r; // float-to-int saturates by default	
	cvt.rni.f32.f32 x,y; // round to nearest int, result is fp	
	cvt.f32.f32 x,y; // note .ftz behavior	

# 7.7.6. Texture Instruction

The tex instruction provides access to texture memory.

■ tex

Table 71. Texture Instruction: tex

tex	Perform a texture memory lookup.
Syntax	<pre>tex.geom.v4.dtype.btype d, [a, c];  .geom = { .1d, .2d, .3d }; .dtype = { .u32, .s32, .f32 }; .btype = { .s32, .f32 };</pre>
Description	Texture lookup using a texture coordinate vector. The instruction loads data from the texture named by operand <b>a</b> at coordinates given by operand <b>c</b> into destination <b>d</b> . Operand <b>c</b> is a scalar or singleton tuple for 1d textures; is a two-element vector for 2d textures; and is a four-element vector for 3d textures, where the fourth element is ignored.  The instruction always returns a four-element vector of 32-bit values. Coordinates may be given in either signed 32-bit integer or 32-bit floating point form.  A texture base address is assumed to be aligned to a 16-byte address, and the address given by the coordinate vector must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.
Notes	For compatibility with prior versions of PTX, the square brackets are not required and .v4 coordinate vectors are allowed for any geometry, with the extra elements being ignored.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	tex.3d.v4.s32.s32 {r1,r2,r3,r4}, [tex_a, {f1,f2,f3,f4}]; tex.1d.v4.s32.f32 {r1,r2,r3,r4}, [tex_a, {f1}];

## 7.7.7. Control Flow Instructions

The following PTX instructions and syntax are for controlling execution in a PTX program:

- □ { }
- @
- bra
- call
- ret
- exit

## Table 72. Control Flow Instructions: {}

{}	Instruction grouping.
Syntax	{ instructionList }
Description	The curly braces create a group of instructions, used primarily for defining a function body. The curly braces also provide a mechanism for determining the scope of a variable: any variable declared within a scope is not available outside the scope.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	{ add.s32 a,b,c; mov.s32 d,a; }

## Table 73. Control Flow Instructions: @

@	Predicated execution.	
Syntax	@[!]p instruction;	
Description	Execute an instruction or instruction block for threads that have the guard predicate true. Threads with a false guard predicate do nothing.	
Semantics	If [!]p then instruction	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	setp.eq.f32 p,y,0; // is y zero? @!p div.f32 ratio,x,y // avoid division by zero  @q bra L23; // conditional branch	

## Table 74. Control Flow Instructions: bra

bra	Branch to a target and continue execution there.		
Syntax	bra[.uni] target; // target is a label		
Description	Continue execution at the target. Conditional branches are specified by using a guard predicate.		
Semantics	<pre>pc = target;</pre>		
Notes	A <b>bra</b> is assumed to be divergent unless the <b>.uni</b> suffix is present, indicating that the branch is guaranteed to be non-divergent. Indirect branch via a register is not supported.		
PTX ISA Notes	Direct branch introduced in PTX ISA version 1.0.		
Target ISA Notes	Supported on all target architectures.		
Examples	bra.uni L_exit; // uniform unconditional jump		
	@q bra L23; // conditional branch		

## Table 75. Control Flow Instructions: call

call	Call a function, recording the return location.	
Syntax	<pre>call[.uni] func; call[.uni] func, (param-list); call[.uni] (ret-param), func, (param-list);</pre>	
Description	The <b>call</b> instruction stores the address of the next instruction, so execution can resume at that point after executing a <b>ret</b> instruction. A <b>call</b> is assumed to be divergent unless the <b>.uni</b> suffix is present, indicating that the <b>call</b> is guaranteed to be non-divergent.  The called location <i>func</i> must be a symbolic function name.  Input and return parameters are optional. Parameters must be of register type, and parameters are pass-by-value.	
Notes	In the current ptx release, parameters are passed through statically allocated ptx registers; i.e., there is no support for recursive calls. Indirect call via a register is not supported.	
PTX ISA Notes	Direct call introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	call init; // call function 'init' call.uni g, (a); // call function 'g' with parameter 'a' @p call (d), h, (a, b); // return value into register d	

Table 76. Control Flow Instructions: ret

ret	Return from function to instruction after call.
Syntax	ret[.uni];
Description	Return execution to caller's environment. A divergent return suspends threads until all threads are ready to return to the caller. This allows multiple divergent <b>ret</b> instructions. A <b>ret</b> is assumed to be divergent unless the <b>.uni</b> suffix is present, indicating that the return is guaranteed to be non-divergent.  Any values returned from a function should be moved into the return parameter register variables prior to executing the <b>ret</b> instruction.  A return instruction executed in a top-level entry routine will terminate thread execution.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	ret; @p ret;

## Table 77. Control Flow Instructions: exit

exit	Terminate a thread.	
Syntax	exit;	
Description	Ends execution of a thread.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	exit;	
	<pre>@p exit;</pre>	

# 7.7.8. Parallel Synchronization and Communication Instructions

These instructions are:		
	bar	
	membar	
	atom	
	red	

vote

Table 78. Parallel Synchronization and Communication Instructions: bar

bar	Signal arrival at a barrier and wait.	
Syntax	bar.sync d;	
Description	Marks the arrival of threads at a barrier and waits for all other threads to arrive.	
	The barrier resource is named via a small integer, typically in the range 015. The barrier number may be given as an immediate.	
Notes	The hardware has a limited, implementation-specific number of barrier resources, typically sixteen or fewer. Since a CTA will not launch until all allocated resources are available, a program should minimize the number of distinct barrier variables allocated. Ideally, a program uses a single, global barrier that is re-used throughout the program.	
PTX ISA Notes	Introduced in PTX ISA version 1.0.	
Target ISA Notes	Supported on all target architectures.	
Examples	bar.sync 0;	

Table 79. Parallel Synchronization and Communication Instructions: membar

membar	Memory barrier.	
Syntax	<pre>membar.level; .level = { .ql, .cta };</pre>	
Description	Waits for all prior memory accesses requested by this thread to be <i>performed</i> at the CTA or global memory level. <i>Level</i> describes the scope of other clients for which membar is an ordering event. Thread execution resumes after a membar when the thread's prior memory writes are visible to other threads at the specified level, and memory reads by this thread can no longer be affected by other thread writes.  A memory read (e.g. by ld or atom) has been performed when the value read has been transmitted from memory and cannot be modified by another thread at the indicated level. A memory write (e.g. by st, red or atom) has been performed when the value written has become visible to other clients at the specified level, that is, when the previous value can no longer be read.  • membar.cta waits for prior memory accesses to complete relative to other threads in the CTA.  • membar.gl waits for prior memory accesses to complete relative to other threads in the device.	
PTX ISA Notes	Introduced in PTX ISA version 1.4.	
Target ISA Notes	Supported on all target architectures.	
Examples	<pre>membar.gl; membar.cta;</pre>	

Table 80. Parallel Synchronization and Communication Instructions: atom

atom	Atomic reduction	on operations for thread-to-thread communication.
Syntax	atom.space.	operation.type d, a, b[, c];
	.operation	<pre>.global, .shared }; = { .and, .or, .xor,</pre>
Description	Atomically loads the original value at location <b>a</b> into destination register <b>d</b> , performs a reduction operation with operand <b>b</b> and the value in location <b>a</b> , and stores the result of the specified operation at location <b>a</b> , overwriting the original value. The <b>a</b> operand specifies a location in the specified state space.	
	Atomic operations on shared memory locations do not guarantee atomicity with respect to normal store instructions to the same address. It is the programmer's responsibility to guarantee correctness of programs that use shared memory atomic instructions, e.g. by inserting barriers between normal stores and atomic operations to a common address, or by using atom.exch to store to locations accessed by other atomic operations.	
	The addressab	le operand <b>a</b> is one of:
	[avar]	the name of an addressable variable <b>avar</b> ,
	[areg]	a de-referenced register areg containing a byte address,
	[areg+immOff] a de-referenced sum of register areg containing a byte address plus constant integer byte offset, or	
	[immAddr]	an immediate absolute byte address.
	The address must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.	
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space address width for the target architecture.	
	The instruction must carry a .space suffix. A register containing an address may be declared as a bit-size type or integer type.	
	The bit-size op (exchange).	erations are and, or, xor, cas (compare-and-swap), and exch
		erations are <b>add</b> , <b>inc</b> , <b>dec</b> , <b>min</b> , <b>max</b> . The <b>inc</b> and <b>dec</b> operations in the range [0b].
		int operations are <b>add</b> , <b>min</b> , and <b>max</b> . The floating-point <b>add</b> , <b>min</b> , and s are 32-bit operations.

PTX ISA Version 1.4

93

#### Chapter 7: Instruction Set

```
Semantics
                     atomic {
                          d = *a;
                          *a = (operation == cas) ? operation(*a, b, c)
                                                          : operation(*a, b);
                     where
                          inc(r, s) = (r >= s) ? 0 : r+1;

dec(r, s) = (r > s) ? s : r-1;

exch(r, s) = s;
                          cas(r, s, t) = (r == s) ? t : r;
Notes
                     Operand a must reside in either the global or shared state space.
                     Simple reductions may be specified by using the "bit bucket" destination operand '_'.
PTX ISA Notes
                     Introduced in PTX ISA version 1.0.
Target ISA Notes
                     atom.global requires sm_11 or later.
                     atom.shared requires sm_12 or later.
                     64-bit atom.global.{add,cas,exch} requires sm_12 or later. Note that 64-bit atomic
                     operations are only supported on global addresses.
Release Notes
                     Floating-point atomic operations are unimplemented.
Examples
                          atom.global.add.s32 d,[a],1;
                     atom.shared.max.f32 d,[x+4],0;
@p atom.global.cas.b32 d,[p],my_val,my_new_val;
```

Table 81. Parallel Synchronization and Communication Instructions: red

red	Reduction operations on global and shared memory.		
Syntax	red.space.operation.type a, b;		
	<pre>.space = { .global, .shared }; .operation = { .and, .or, .xor,</pre>		
Description	Performs a reduction operation with operand <b>b</b> and the value in location <b>a</b> , and stores the result of the specified operation at location <b>a</b> , overwriting the original value. The <b>a</b> operand specifies a location in the specified state space.		
	Reduction operations on shared memory locations do not guarantee atomicity with respect to normal store instructions to the same address. It is the programmer's responsibility to guarantee correctness of programs that use shared memory reduction instructions, e.g. by inserting barriers between normal stores and reduction operations to a common address, or by using atom.exch to store to locations accessed by other reduction operations.		
	The addressable operand <b>a</b> is one of:		
	[avar] the name of an addressable variable avar,		
	[areg] a de-referenced register areg containing a byte address,		
	[areg+immOff] a de-referenced sum of register areg containing a byte address plus a constant integer byte offset, or		
	[immAddr] an immediate absolute byte address.		
	The address must be naturally aligned to a multiple of the access size. If an address is not properly aligned, the resulting behavior is undefined; i.e., the access may proceed by silently masking off low-order address bits to achieve proper rounding, or the instruction may fault.		
	The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width as needed, and truncated if the register width exceeds the state space address width for the target architecture.		
	The instruction must carry a .space suffix. A register containing an address may be declared as a bit-size type or integer type.		
	The bit-size operations are <b>and</b> , <b>or</b> , and <b>xor</b> .		
	The integer operations are <b>add</b> , <b>inc</b> , <b>dec</b> , <b>min</b> , <b>max</b> . The <b>inc</b> and <b>dec</b> operations return a result in the range [0b].		
	The floating-point operations are <b>add</b> , <b>min</b> , and <b>max</b> . The floating-point <b>add</b> , <b>min</b> , and <b>max</b> operations are 32-bit operations.		
Semantics	*a = operation(*a, b);		
	<pre>where   inc(r, s) = (r &gt;= s) ? 0 : r+1;   dec(r, s) = (r &gt; s) ? s : r-1;</pre>		
Notes	Operand a must reside in either the global or shared state space.		
PTX ISA Notes	Introduced in PTX ISA version 1.2.		
Target ISA Notes	red.global requires sm_11 or later. red.shared requires sm_12 or later.		

### Chapter 7: Instruction Set

	64-bit <b>red.global.add</b> requires <b>sm_12</b> or later. Note that 64-bit reductions are only supported on global addresses.	
Release Notes	Floating-point reductions are unimplemented.	
Examples	<pre>red.global.add.s32 [a],1; red.shared.max.f32 [x+4],0; @p red.global.and.b32 [p],my_val;</pre>	

Table 82. Parallel Synchronization and Communication Instructions: vote

vote	Vote across thread group.
Syntax	vote.mode.pred d, [!]a;
	.mode = { .all, .any, .uni };
Description	Performs a reduction of the source predicate across threads in a warp. The destination predicate value is the same across all threads in the warp.
	The reduction modes are:
	.all True if source predicate is True for all active threads in warp. Negate the source predicate to compute .none.
	.any True if source predicate is True for some active thread in warp. Negate the source predicate to compute .not_all.
	<ul> <li>.uni True if source predicate has the same value in all active threads in warp.</li> <li>Negating the source predicate also computes .uni.</li> </ul>
PTX ISA Notes	Introduced in PTX ISA version 1.2.
Target ISA Notes	vote requires sm_12 or later.
Release Notes	Note that vote applies to threads in a single warp, not across an entire CTA.
Examples	vote.all.pred p,q;
	vote.uni.pred p,q;

#### 7.7.9. Miscellaneous Instructions

The Miscellaneous instructions are:

- □ trap
- brkpt
- pmevent

Table 83. Miscellaneous Instructions: trap

trap	Perform trap operation.
Syntax	trap
Description	Abort execution and generate an interrupt to the host CPU.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	trap;
	<pre>@p trap;</pre>

#### Table 84. Miscellaneous Instructions: brkpt

brkpt	Breakpoint
Syntax	brkpt
Description	Suspends execution
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	brkpt requires sm_11 or later.
Examples	brkpt;
	@p brkpt;

#### Table 85. Miscellaneous Instructions: pmevent

pmevent	Performance Monitor event.
Syntax	pmevent a;
Description	Triggers one of a fixed number of performance monitor events, with index specified by immediate operand ${\bf a}$ .
	Programmatic performance moniter events may be combined with other hardware events using Boolean functions to increment one of the four performance counters. The relationship between events and counters is programmed via API calls from the host.
Notes	Currently, there are sixteen performance monitor events, numbered 0 through 15.
PTX ISA Notes	Introduced in PTX ISA version 1.4.
Target ISA Notes	Supported on all target architectures.
Examples	pmevent 1;
	<pre>@p pmevent 7;</pre>

# Chapter 8. Special Registers

PTX includes a number of predefined, read-only variables, which are visible as special registers and accessed through mov or cvt instructions.

The special registers are:

- %tid
- %ntid
- %laneid
- %warpid
- %ctaid
- %nctaid
- %smid
- %gridid
- □ %clock
- □ %pm0, ..., %pm3

Table 86. Special Registers: %tid

%tid	Thread identifier within a CTA.
Syntax	.sreg .v4 .u16 %tid; // thread id vector
(predefined)	.sreg .u16 %tid.x, %tid.y, %tid.z; // thread id components
Description	A predefined, read-only, per-thread special register initialized with the thread identifier within the CTA. The %tid special register contains a 1D, 2D, or 3D vector to match the CTA shape; the %tid value in unused dimensions is 0. The fourth element is unused and always returns zero. The number of threads in each dimension are specified by the predefined special register %ntid.  Every thread in the CTA has a unique %tid. %tid component values range from 0 through %ntid–1 in each CTA dimension. %tid.y == %tid.z == 0 in 1D CTAs. %tid.z == 0 in 2D CTAs.  It is guaranteed that:  0 <= %tid.x < %ntid.x 0 <= %tid.y < %ntid.y 0 <= %tid.z < %ntid.z
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.b16 %rh,%tid.x; // move tid.x to %rh
	cvt.u32.u16 %r2,%tid.z; // zero-extend tid.z to %r2

#### Table 87. Special Registers: %ntid

%ntid	Number of thread IDs per CTA.
Syntax	.sreg .v4 .u16 %ntid; // CTA shape vector
(predefined)	.sreg .u16 %ntid.x, %ntid.y, %ntid.z; // CTA dimensions
Description	A predefined, read-only special register initialized with the number of thread ids in each CTA dimension. The %ntid special register contains a 3D CTA shape vector that holds the CTA dimensions. CTA dimensions are non-zero; the fourth element is unused and always returns zero. The total number of threads in a CTA is (%ntid.x * %ntid.y * %ntid.z).  %ntid.y == %ntid.z == 1 in 1D CTAs. %ntid.z == 1 in 2D CTAs.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u16 %r0,%tid.x;
	mov.u16 %h1,%tid.y;
	mov.u16 %h2,%ntid.x;
	mad.u16 %r0,%h1,%h2,%r0; // r0 = unified tid for 2D CTA

#### Table 88. Special Registers: %laneid

%laneid	Lane Identifier.
Syntax (predefined)	.sreg .u32 %laneid;
(predefined)	
Description	A predefined, read-only special register that returns the thread's lane within the warp. The lane identifier ranges from zero to WARP_SZ-1.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %laneid;

#### Table 89. Special Registers: %warpid

%warpid	Warp Identifier.
Syntax	.sreg .u32 %warpid;
(predefined)	
Description	A predefined, read-only special register that returns the thread's warp identifier. The warp identifier provides a unique warp number within a CTA but not across CTAs within a grid. The warp identifier will be the same for all threads within a single warp.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %warpid;

Table 90. Special Registers: %ctaid

%ctaid	CTA identifier within a grid.
Syntax	.sreg .v4 .u16 %ctaid; // CTA id vector
(predefined)	.sreg .u16 %ctaid.x, %ctaid.y, %ctaid.z; // CTA id components
Description	A predefined, read-only special register initialized with the CTA identifier within the CTA grid. The %ctaid special register contains a 1D, 2D, or 3D vector, depending on the shape and rank of the CTA grid. Each vector element is >= 0 and < 65535. The fourth element is unused and always returns zero.  It is guaranteed that:  0 <= %ctaid.x < %nctaid.x  0 <= %ctaid.y < %nctaid.y  0 <= %ctaid.z < %nctaid.z
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u16 %r1,%ctaid.y;

#### Table 91. Special Registers: %nctaid

%nctaid	Number of CTA ids per grid.
Syntax (predefined)	<pre>.sreg .v4 .u16 %nctaid</pre>
Description	A predefined, read-only special register initialized with the number of CTAs in each grid dimension. The %nctaid special register contains a 3D grid shape vector, with each element having a value of at least 1. The fourth element is unused and always returns zero.  It is guaranteed that:  1 <= %nctaid.{x,y,z} < 65,536
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u16 %r1,%nctaid.x;

Table 92. Special Registers: %smid

%smid	SM identifier.
Syntax	.sreg .u32 %smid;
(predefined)	
Description	A predefined, read-only special register that returns the processor (SM) identifier on which a particular thread is executing.
Notes	SM identifier numbering is not guaranteed to be contiguous.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %smid;

Table 93. Special Registers: %gridid

%gridid	Grid identifier.
Syntax	.sreg .u32 %gridid; // initialized at grid launch
(predefined)	
Description	A predefined, read-only special register initialized with the per-grid temporal grid identifier. The %gridid is used by debuggers to distinguish CTAs within concurrent (small) CTA grids.  During execution, repeated launches of programs may occur, where each launch starts a grid-of-CTAs. This variable provides the temporal grid launch number for this context.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 %r, %gridid;

#### Table 94. Special Registers: %clock

%clock	A predefined, read-only 32-bit unsigned cycle counter.
Syntax	.sreg .u32 %clock;
(predefined)	
Description	Special register %clock is an unsigned 32-bit read-only cycle counter that wraps silently.
PTX ISA Notes	Introduced in PTX ISA version 1.0.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 r1,%clock;

#### Table 95. Special Registers: %pm0, %pm1, %pm2, %pm3

%pm0,, %pm3	Performance monitoring counters.
Syntax	.sreg .u32 %pm0, %pm1, %pm2, %pm3;
(predefined)	
Description	Special registers %pm0, %pm1, %pm2, and %pm3 are unsigned 32-bit read-only performance monitor counters. Their behavior is currently undefined.
PTX ISA Notes	Introduced in PTX ISA version 1.3.
Target ISA Notes	Supported on all target architectures.
Examples	mov.u32 r1,%pm0;

# Chapter 9. Directives

## 9.1. Specifying Kernel Entry Points and Functions

The following directives specify kernel entry points and functions.

Table 96. Directives: .entry

Kernel entry point and body, with optional parameters.
.entry kernel-name kernel-body
.entry kernel-name ( param-list ) kernel-body
Defines a kernel entry point name, parameters, and body for the kernel function. Parameters are passed via .param space memory and are listed within an optional parenthesized parameter list. Parameters may be referenced by name within the kernel body and loaded into registers using ld.param instructions.  The shape and size of the CTA executing the kernel are available in special registers.
Specify the entry point for a kernel program.
opecity the entry point for a kerner program.
At kernel launch, the kernel dimensions and properties are established and made available via special registers, e.g. %ntid, %nctaid, etc.
For PTX ISA version 1.4 and later, parameter variables declarations are allowed only in the kernel parameter list.  For PTX ISA versions 1.0 through 1.3, parameter variable declarations are located in the kernel body.
.entry cta_fft
<pre>.entry filter ( .param .b32 x,</pre>

Table 97. Directives: .func

.func	Function definition.
Syntax	.func fname function-body
	.func fname (param-list) function-body
	.func (ret-param) fname (param-list) function-body
Description	Defines a function, including input and return parameters and function body.
Semantics	Specifies the entry point and parameter names for a function. The parameter lists bind register names in the caller's namespace to register names in the callee namespace.  The implementation of parameter passing is left to the optimizing translator, which may use a combination of registers and stack locations to pass parameters. In the current ptx release, parameters are passed through statically allocated ptx registers; i.e., there is no support for recursive calls.
Notes	The input and return parameters are enclosed in parentheses. Parameters must be base types in the register space. Parameter passing is call-by-value.  A .func directive with no body may be used to declare a function prototype.
Examples	<pre>.func (.reg .b32 rval) foo (.reg .b32 arg0, .reg .f64 arg1) {     .reg .b32 localVar;      use arg0;     other code;  mov.b32 rval,result;     ret; }  call (fooval), foo, (val0, val1); // return value in fooval</pre>

#### 9.2. Performance-Tuning Directives

To provide a mechanism for low-level performance tuning, PTX supports the following directives, which pass information to the backend optimizing compiler. The .maxnreg directive specifies the maximum number of registers to be allocated to a single thread; the .maxntid directive specifies the maximum number of threads in a thread block (CTA); and the .maxnctapersm directive specifies a maximum number of thread blocks to be scheduled on a single multiprocessor (SM). These can be used, for example, to throttle the resource requirements (e.g. registers) to increase total thread count and provide a greater opportunity to hide memory latency. The .maxntid and .maxnctapersm directives can be used together to trade-off registers—per-thread against multiprocessor utilization without needed to directly specify a maximum number of registers. This may achieve better performance when compiling PTX for multiple devices having different numbers of registers per SM.

Currently, these directives may be applied per-entry and must appear between an .entry directive and its body. The directives take precedence over any module-level constraints passed to the optimizing backend, and are guaranteed to be honored by the compiler. An error message is generated if the directives' constraints are inconsistent or cannot be met for the specified target device.

Table 98. Directives: .maxnreg

.maxnreg	Maximum number of registers that can be allocated per thread.
Syntax	.maxnreg n
Description	Declare the maximum number of registers per thread in a CTA.
Semantics	The compiler guarantees that this limit will not be exceeded. The actual number of registers used may be less; for example, the backend may be able to compile to fewer registers, or the maximum number of registers may be further constrained by .maxntid and .maxctapersm.
Notes	
Examples	.entry foo .maxnreg 16 { } // max regs per thread = 16

Table 99. Directives: .maxntid

.maxntid	Maximum number of threads in thread block (CTA).
Syntax	.maxntid nx .maxntid nx, ny .maxntid nx, ny, nz
Description	Declare the maximum number of threads in the thread block (CTA). This maximum is specified by giving the maximum extent of each dimention of the 1D, 2D, or 3D CTA. The maximum number of threads is the product of the maximum extent in each dimension.
Semantics	The maximum size of each CTA dimension is guaranteed not to be exceeded in any invocation of the kernel in which this directive appears. Exceeding any of these limits results in a runtime error or kernel launch failure.
Notes	
Examples	.entry foo .maxntid 256 { } // max threads = 256 .entry bar .maxntid 16,16,4 { } // max threads = 1024

#### Table 100. Directives: .maxnctapersm

.maxnctapersm	Maximum number of CTAs per SM.
Syntax	.maxnctapersm ncta
	.maxnctapersm target:ncta
	.maxnctapersm target1:ncta1, target2:ncta2,
Description	Declare the maximum number of CTAs from the kernel's grid that may be mapped to a single multiprocessor (SM). If no target architecture is specified, the directive applies to the target architecture specified by the preceeding .target directive. Multiple target-specific limits may be listed in the directive. Note that the directive's constraints are always target-specific.
Semantics	The maximum number of CTAs that may be mapped to a single SM is guaranteed not to be exceeded in any invocation of the kernel in which this directive appears.
Notes	Optimizations based on .maxnctapersm generally need .maxntid to be specified as well.
Examples	entry foo .maxntid 256 .maxnctapersm 4 { }
	.entry bar .maxntid 256 .maxnctapersm sm_10:4,sm_13:8 { }

## 9.3. Debugging Directives

The following directives are needed to communicate Dwarf-format debug information. Details TBD.

Table 101. Debugging Directives: .section

.section	PTX section definition
Syntax	.section section_type, section_name
Description	
Semantics	
Notes	
Examples	.section .debug_info, "",@progbits

Table 102. Debugging Directives: .file

.file	Source file information
Syntax	.file filename
Description	
Semantics	
Notes	
Examples	

#### Table 103. Debugging Directives: .loc

.loc	Source file location
Syntax	.loc line_number
Description	
Semantics	
Notes	
Examples	

## 9.4. Other Directives

Table 104. Other Directives: .extern

.extern	External symbol declaration
Syntax	.extern identifier
Description	Declares identifier to be defined externally.
Semantics	
Notes	
Examples	<pre>.extern foo // variable foo is declared in another file .b32 foo;</pre>

#### Table 105. Other Directives: .visible

.visible	Visible (externally) symbol declaration
Syntax	.visible identifier
Description	Declares identifier to be externally visible.
Semantics	
Notes	
Examples	.visible foo // variable foo will be externally visible .b32 foo;

#### Table 106. Other Directives: .version

.version	PTX version number
Syntax	.version major.minor // major, minor are integers
Description	Specifies the PTX language version number. Increments to the major number indicate incompatible changes to PTX.
Semantics	Indicates that this file must be compiled with tools having the same major version number and an equal or greater minor version number.  Each ptx file must begin with a .version directive. Duplicate .version directives are allowed provided they match the original .version directive.
Notes	CUDA Release 2.2 supports PTX ISA Versions 1.0 through 1.4.
Examples	.version 1.4

111

Table 107. Other Directives: .target

.target	Architecture and Platform target		
Syntax	.target stringlist // comma separated list of target specifiers		
	<pre>string = { sm_10, sm_11, sm_12, sm_13,</pre>		
Description	Specifies the set of features in the target architecture for which the current ptx code was generated. In general, generations of SM architectures follow an "onion layer" model, where each generation adds new features and retains all features of previous generations. Therefore, PTX code generated for a given target can be run on later generation devices.		
Semantics	PTX features are checked against the specified target architecture, and an error is generated if an unsupported feature is used. The following table summarizes the features in PTX that vary according to target architecture.		
	Target Description		
	sm_10 Baseline feature set. Requires map_f64_to_f32 if any .f64 instructions used.		
	sm_11 Adds {atom,red}.global, brkpt instructions. Requires map_f64_to_f32 if any .f64 instructions used.		
	sm_12 Adds {atom,red}.shared, 64-bit {atom,red}.global, vote instructions.  Requires map_f64_to_f32 if any .f64 instructions used.		
	sm_13 Adds double-precision support, including expanded rounding modifiers.  Disallows use of map_f64_to_f32.		
	The map_f64_to_f32 specifier indicates that all double-precision instructions will be mapped to single-precision regardless of the target architecture. This feature enable compilers for high-level languages such as CUDA to compile programs containing ty double when the target device does not support double precision operations. Note that .f64 storage remains as 64-bits, with only half being used by instructions conver from .f64 to .f32.		
	Each PTX file must begin with a .version directive, immediately followed by a .target directive containing a target architecture and optional platform options. A .target directive specifies a single target architecture, but subsequent .target directives can be used to change the set of target features allowed during parsing. A program with multiple .target directives will compile and run only on devices that support all features of the highest-numbered architecture listed in the program.		
Notes	Targets of the form 'compute_xx' are also accepted as synonyms for 'sm_xx' targets.		
Examples	<pre>.target sm_10</pre>		
	<pre>// allow .f64 instructions, but map them to .f32 .target sm_10, map_f64_to_f32</pre>		
	.target compute_10 // alternative name for target sm_10		

Chapter 9: Directives

This page is blank.

# Chapter 10. **Release Notes**

This section describes the history of change in the PTX ISA and implementation. The first section describes ISA and implementation changes in the current CUDA 2.2 release of PTX ISA 1.4, and the remaining sections provide a record of changes in previous releases.

The release history is as follows.

CUDA Release	PTX ISA Version
CUDA 1.0	PTX ISA 1.0
CUDA 1.1	PTX ISA 1.1
CUDA 2.0	PTX ISA 1.2
CUDA 2.1	PTX ISA 1.3
CUDA 2.2	PTX ISA 1.4

## 10.1. Changes in Version 1.4

#### 10.1.1. New Features

Instruction membar has been added.

Instruction pmevent has been added to trigger an event associated with one of the performance monitor counters.

Floating-point instructions have the following changes from PTX ISA 1.3:

- A flush-to-zero modifier (.ftz) has been added to single-precision instructions add, sub, mul, mad, div, rcp, sqrt, rsqrt, sin, cos, lg2, ex2, abs, neg, min, max, cvt, set, setp, and slct. This modifier gives explicit indication that subnormal inputs are treated as zero and subnormal results are flushed to zero. This modifier is optional, and single-precision instructions default to .ftz.
- Floating-point instructions that compute an approximate result are now identified with the modifier **.approx**. This modifier is required for instructions {div, rcp, sqrt, rsqrt, sin, cos, lg2, ex2}.f32 and rsqrt.f64. In legacy PTX code, these instructions (with no .approx modifier) are understood to be the approximate version
- A full-range divide (div.full) has been added. This divide scales operands when necessary to provide a fast, approximate, full-range divide.
- A double-precision fused multiply-add instruction (fma.f64) has been added. This instruction is a synonym for mad.f64.
- A rounding modifier is required in cases where IEEE 754 compliant rounding is supported. In particular, {mad, div, rcp, sqrt}.f64 now require an explicit rounding modifier. For div, rcp, and sqrt, only round-to-nearest-even rounding is supported. In legacy PTX code, {mad, div, rcp, sqrt}.f64 will default to {div, rcp, sqrt}.rn.f64.
- Optional saturation (.sat) has been removed from div.f32.

Kernel parameters are now required to be defined within a parenthesized parameter list as part of the .entry directive.

#### 10.1.2. Semantic Changes and Clarifications

The restriction on cvt.ftz, where single-precision subnormal inputs and results are flushed to zero only if neither source nor destination type size is 64-bits, has been marked as an errata.

The semantic definition of neg has been clarified as follows: negation simply negates the sign of the value rather than subtracting the value from zero (previous definition).

The semantic definition of min and max has been clarified as follows: when both inputs are NaN, a NaN is returned. The previous definition indicated that the second source operand was returned.

Details of accuracy, subnormal behavior, and NaN behavior have been added for each instruction.

For single-precision instructions with an optional saturation, the behavior is defined so that NaNs are flushed to positive zero. This behavior was previously defined only for cvt.sat.

#### 10.1.3. Unimplemented or Unused Features Removed

Special register %nsmid has been removed.

Structures and Unions have been removed.

State space .surf has been removed.

#### 10.1.4. Unimplemented Features Remaining

The following table summarizes unimplemented instruction features. See individual instruction descriptions for details.

Instruction	Unimplemented features
add, sub, mul	Rounding modifiers .rm and .rp for .f32 type are not implemented.
mad	No rounding modes for .f32 type are implemented.
mov	Most scalar-to-tuple and tuple-to-scalar moves are not implemented.
bra	Indirect branch via register are not implemented.
call	Indirect call via register are not implemented.
atom, red	Floating-point atomics and reductions are not implemented.

## 10.2. Changes in Version 1.3

#### 10.2.1. New Features

Instruction **subc** has been added, and 32-bit integer **sub** has been extended to read and write a carry flag in order to support efficient extended-precision subtraction in PTX.

Additional special registers have been added to give more information about kernel execution parameters, and to support performance monitor counters. The new special registers are %laneid, %warped, %smid, and %pm0..%pm3.

Vector types are now supported.

Performance-tuning directives .maxnreg, .maxntid, and .maxnctapersm have been added.

Instructions div.{u64,s64} and rem.{u64,s64} are now implemented.

#### 10.2.2. Semantic Changes and Clarifications

The behavior of floating-point saturation in cvt.sat has been changed so that NaN inputs are flushed to positive zero; previously, NaN inputs were preserved.

Vector-scalar and scalar-vector moves have been documented. These were partially implemented in previous releases but not documented.

The type of %gridid has been changed from .u16 to .u32. This special register is implemented in the parser but driver support to properly initialize the register remains unimplemented.

Predicate variables are restricted to scalar registers.

For convenience, Id, st, and cvt instructions permit source and destination data operands to be wider than the instruction-type size, so that narrow values may be loaded, stored, and converted using regular-width registers. This feature was partially supported in prior releases but was undocumented. See Section 7.4.1 for a detailed description of this feature.

#### 10.2.3. Unimplemented or Unused Features Removed

The unimplemented div.wide and rem.wide instructions have been removed.

The unused .tex[n] directive for binding a texture to a specific resource has been removed. All texture resources are allocated by the compiler.

#### 10.2.4. Syntax Restrictions

The .param declarations are restricted to .entry scope.

The .tex declarations are restricted to module (global) scope.

## 10.2.5. Unimplemented Features Remaining

The following table summarizes unimplemented instruction features. See individual instruction descriptions for details.

Instruction	Unimplemented features
add, sub, mul	Rounding modifiers .rm and .rp for .f32 type are not implemented.
mad	No rounding modes for .f32 type are implemented.
mov	Most scalar-to-tuple and tuple-to-scalar moves are not implemented.
bra	Indirect branch via register are not implemented.
call	Indirect call via register are not implemented.
atom, red	Floating-point atomics and reductions are not implemented.

## 10.3. Changes in Versions 1.2

#### 10.3.1. New Features

An addc instruction has been added, and 32-bit integer add has been extended to read and write a carry flag in order to support efficient extended-precision addition in PTX.

A separate **red** instruction for computing atomic reductions where the intermediate results are not required has been added.

A vote instruction that performs a reduction of the source predicate across threads in a warp has been added.

Support for constant expressions has been added to PTX.

A compact syntax for defining a set of variables having a common prefix and sequentially numbered suffixes has been added.

#### 10.3.2. Semantic Changes and Clarifications

Memory instructions in PTX require naturally aligned addresses, where the address is a multiple of the access size. This requirement was previously undocumented.

The tex instruction always generates a four-element result. This requirement was previously undocumented. The list of instruction types for tex has been restricted to supported types. Previous implementations required a four-element coordinate vector; the current implementation only requires that the coordinate vector contain at least as many elements as the instruction's geometry.

Vector types no longer allow three-element vectors, i.e., .v3 has been removed from the language. Previous versions of PTX used .v3 as the implicit type for special registers. These registers are now defined as four-element vectors (e.g. .v4.u16), with the fourth element being unused.

Vectors are now restricted to a maximum overall length of 128 bits, which precludes fourelement vectors with 64-bit elements, e.g. .v4.f64.

The shl and shr instruction descriptions have been updated to indicate that the shift amount operand is interpreted as an unsigned value regardless of the instruction type.

Floating-point instructions add, sub, and mul default to round-to-nearest-even behavior. This allows better optimization in the default case, such as folding mul+add into a single fused-multiply add instruction on the target device.

Details of precision and rounding have been added for instruction mad. The 32-bit mad is currently implemented with less precision than a fused multiply-add, and future implementations reserve the right to map mad.f32 to fused multiply-add.

#### 10.3.3. Unimplemented or Unused Features Removed

sad.f32 and sad.f64 have been removed from PTX Version 1.2. While these where implemented in previous releases, they were unused by the CUDA compiler and were not well-characterized with respect to precision and rounding behavior.

The unimplemented frc instruction has been removed from the ISA.

The .entry directive no longer supports explicit CTA parameters. These were unimplemented.

The unimplemented .byte directive has been removed.

Unimplemented vector features such as vector element swizzling and vector-scalar conversions have been removed from the ISA.

#### 10.3.4. Syntax Restrictions

Instructions Id, st, atom, red, and tex now require square brackets around the address expression. Previous versions of the ISA showed square brackets only for Id and st, and these were not required by the parser.

Numeric vector-element selectors (.0, .1, .2, and .3) have been removed. These were unimplemented in previous versions of the parser.

Variables of type .f16 no longer support initializations.

Constant banks have been removed. This feature was unimplemented.

The .tex declaration now requires a type of .u32 or .u64.

#### 10.3.5. Unimplemented Features Remaining

Vector types remain unimplemented in this version of PTX.

Instructions div. {u64,s64} and rem. {u64,s64} remain unimplemented.

#### 10.4. Changes in Version 1.1

This section describes changes in the PTX ISA and implementation between version 1.0 and version 1.1. The changes may be summarized as (1) addition of new features, (2) removal of unimplemented features and instructions from the ISA, (3) better specification of rounding modifiers, and (4) better specification of saturation behavior.

#### 10.4.1. New Features

Instructions ld and st now support a .volatile modifier. See the instruction descriptions in Chapter 7 for details.

#### 10.4.2. Unimplemented Features Removed

PTX ISA version 1.0 contained a number of instructions and features that were unimplemented in the CUDA tools in release 1.0. Since these features were not implemented, their removal from PTX ISA version 1.1 does not create an incompatibility with any valid PTX version 1.0 code.

The vector instructions cross, dot, mag, and vred have been removed from PTX. These instructions were unimplemented in version 1.0.

Instructions extract, insert, membar, and nop were removed from the list of reserved PTX keywords shown in Table 2. The description of membar was removed from Chapter 7. These instructions were unimplemented in version 1.0.

Support for .f64 type in sin, cos, lg2, ex2, and frc has been removed from the ISA. These were unimplemented in version 1.0.

atom. {cas,exch} operations have been restricted to bitsize types. atom was unimplemented in PTX version 1.0.

#### 10.4.3. Changes to Rounding Modifiers

PTX 1.0 did not fully specify rounding behavior for all instructions, nor did it define a default round behavior in cases where such defaults exist.

Rounding behavior not fully specified in PTX version 1.0 has been defined in version 1.1, with the following changes noted as errata for version 1.0:

- Instructions add, sub, and mul have round-to-nearest documented as their default rounding behavior.
- Instruction mad no longer supports a rounding modifier.
- sad and div no longer support a rounding modifier, although div is guaranteed to implement round-to-nearest-even by default.
- Rounding modifiers are now required in some cases and illegal in other cases for the cvt instruction (see description). Hand-written version 1.0 PTX code may exist that violates these new restrictions.

#### 10.4.4. Changes to Saturation

Saturation support has been removed from a number of instructions. None of these cases were used by the CUDA 1.0 compiler, and many were not implemented. These restrictions are compatible with PTX 1.0 code generated by the CUDA compiler tools.

- Integer saturation has been removed from instructions mul, mul24, mad.wide, mad.lo, mad24.lo, sad, div, and rem no longer support saturation.
- The cvt instruction supports saturation for both signed and unsigned integer types.

#### 10.4.5. Unimplemented Features Remaining

In Release 1.1 of the PTX ISA Version 1,1, a number of features are not supported. This section summarizes the unsupported features.

#### Syntax restrictions

Predicate constant immediates are not supported.

Constant expressions are not supported.

#### **State Spaces**

The constant space is restricted to a single bank. This may be written as .const or .const[0].

#### Variables and Operands

Vector declarations, initialization, and conversions are not supported.

Vector operands are not generally supported. The ld, st, and tex instructions do support limited use of vector operands written using the tuple notation.

#### Instructions

See individual instruction descriptions in Section 7.7 for restrictions of the current release.

## 10.4.6. Summary of Instruction Changes

The following table summarizes changes to instructions in PTX Version 1.1

Table 108. Summary of Instruction Changes in Version 1.1

Instruction	Implementation Change
add	Default rounding of .rn documented.
sub	Default rounding of .rn documented.
mul	Integer saturation removed from parser.  Default rounding of .rn documented.
mul24	Integer saturation removed from parser.
mad	Integer saturation removed from .wide and .lo modes. Rounding removed.
mad24	Integer saturation removed from .lo mode.
sad	Saturation removed (both int and float); rounding removed.
div	Integer saturation removed; rounding modifier removed.  Document that <b>div</b> rounds to nearest even.
cvt	Rounding modes required when not illegal. See instruction description for details. Saturation extended to unsigned integer types.
ld, st	Added .volatile modifier.
set, setp	Allow It, Ie, ge, gt comparison operators to be used with unsigned integers.
cross, dot, mag, vred	Removed. These were unimplemented in PTX 1.0.
sin, cos, lg2, ex2, frc	Remove .f64. This was unimplemented in PTX 1.0.
atom	atom.{cas,exch} restricted to bitsize types. atom was not implemented in PTX 1.0.
extract, insert, membar, nop	Removed keywords and descriptions for unimplemented instructions.

#### **Notice**

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

#### **Trademarks**

NVIDIA and the NVIDIA logo are trademarks or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### Copyright

© 2009 NVIDIA Corporation. All rights reserved.



NVIDIA Corporation 2701 San Tomas Expressway Santa Clara, CA 95050 www.nvidia.com